

# NX5DV4885E

Dual supply 1-of-2 VGA switch

Rev. 2 — 4 November 2011

Product data sheet

## 1. General description

The NX5DV4885E is a dual supply 1-to-2 VGA switch. It integrates high-bandwidth SPDT switches with level translating switches and level translating buffers to provide switching of input RGB signals and switching and level translation of input DDC signals to either of two output channels as well as level translation of input H-sync and V-sync signals.

The NX5DV4885E is characterized for operation from –40 °C to +85 °C.

## 2. Features and benefits

- RGB switches:
  - ◆ Low ON resistance (4 Ω typical)
  - ◆ Low ON capacitance (12 pF typical)
  - ◆ Low output skew (50 ps)
- Low power consumption (< 2 μA)
- Level translation of sync and DDC signals
- Over-voltage tolerant inputs
- ESD protection:
  - ◆ HBM JESD22-A114F Class 3A exceeds 4 kV
  - ◆ MM JESD22-A115-A exceeds 200 V
  - ◆ CDM JESD22-C101D exceeds 1000 V
  - ◆ IEC61000-4-2 contact discharge exceeds 4 kV for I/Os
- Latch-up performance exceeds 100 mA per JESD78 Class II Level A
- Specified from –40 °C to +85 °C

## 3. Applications

- Notebook Computers
- Docking stations
- Digital projectors
- Computer monitors
- Servers
- Storage



## 4. Ordering information

**Table 1. Ordering information**

Type number	Package	Temperature range	Name	Description	Version
NX5DV4885EHF	HVQFN24	−40 °C to +85 °C		plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm	SOT616-3


## 5. Marking

**Table 2. Marking codes**

Type number	Marking <sup>[1]</sup>
NX5DV4885EHF	x5E

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


## 6. Functional diagram



**Fig 1. Logic symbol**

## 7. Pinning information

### 7.1 Pinning



- (1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to GND.

**Fig 2. Pin configuration SOT616-3 (HVQFN24)**

### 7.2 Pin description

**Table 3. Pin description**

Symbol	Pin	Description
R0, G0, B0	3, 4, 5	RGB input or output
GND	10	ground (0 V)
V <sub>CC(A)</sub>	9	supply voltage A
H0	6	horizontal sync input
V0	7	vertical sync input
EN	23	enable input (active HIGH)
SDA0	1	SDA0 input or output
SCL0	2	SCL0 input or output
SDA1, SDA2	22, 21	SDA input or output
SCL1, SCL2	20, 19	SCL input or output
V <sub>CC(B)</sub>	8	supply voltage B
V1	12	vertical sync output
H1	11	horizontal sync output
R1, G1, B1, R2, G2, B2	18, 16, 14, 17, 15, 13	RGB input or output
SEL	24	select input

## 8. Functional description

The NX5DV4885E integrates high-bandwidth SPDT switches, level-translating buffers and level translating SPDT switches to provide a complete solution for 1-to-2 switching of VGA signals. An enable input (EN) is used to enable or disable the device and a select input (SEL) is used to determine which output is selected. When EN = LOW the device is disabled; all switches will be off and H1, V1 will be forced LOW.

### 8.1 RGB switches

The NX5DV4885E provides three identical single pole double throw high-bandwidth switches to route standard VGA RGB signals (see [Table 4](#)).

**Table 4. Function table RGB**

*H = HIGH voltage level; L = LOW voltage level; X = Don't care.*

Input		Switch
EN	SEL	
H	L	R0 to R1; G0 to G1; B0 to B1
H	H	R0 to R2; G0 to G2; B0 to B2
L	X	switches Rn, Gn, Bn off

### 8.2 H-Sync/V-Sync level translator

The horizontal and vertical synchronization buffers have inputs (H0, V0) referenced to  $V_{CC(A)}$  and outputs (H1 and V1) that are referenced to  $V_{CC(B)}$ . This allows level translation of synchronization signals from as low as 2.0 V up to 5.5 V and supports low-voltage CMOS or TTL-compatible graphics controllers meeting the VESA specification for output drive of  $\pm 8$  mA. The EN input also controls the level shifter (See [Table 5](#)).

**Table 5. Function table HV**

*H = HIGH voltage level; L = LOW voltage level; X = Don't care.*

Input		Switch
EN		
H		H1 = H0; V1 = V0
L		H1, V1 = L

### 8.3 Display-Data Channel Multiplexer

The NX5DV4885E provides two identical SPDT active-level translating switches to route DDC signals (See [Table 6](#)). The switch outputs are limited to a diode drop below the voltage applied on  $V_{CC(A)}$ . To provide VESA I<sup>2</sup>C-compatible signals 3.3 V should be applied to  $V_{CC(A)}$ . If voltage translation is not required  $V_{CC(A)}$  should be connected to  $V_{CC(B)}$ .

**Table 6. Function table DDC**

$H = HIGH$  voltage level;  $L = LOW$  voltage level;  $X = Don't care$ .

Input		Switch
EN	SEL	
H	L	SDA0 to SDA1, SCL0 to SCL1
H	H	SDA0 to SDA2, SCL0 to SCL2
L	X	switches SDAn, SCLn off

## 9. Limiting values

**Table 7. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		-0.5	+6	V
$V_{CC(B)}$	supply voltage B		-0.5	+6	V
$V_I$	input voltage	[1]	-0.5	+6	V
$V_{SW}$	switch voltage	[1]	-0.5	+6	V
$I_{IK}$	input clamping current	$V_I < -0.5$ V	-50	-	mA
$I_{SK}$	switch clamping current	$V_I < -0.5$ V	-50	-	mA
$I_{OK}$	output clamping current	$V_O < 0$ V	-50	-	mA
$I_o$	output current	$V_O = 0$ V to $V_{CC(B)}$	-	$\pm 50$	mA
$I_{CC}$	supply current	$I_{CC(A)}$ or $I_{CC(B)}$	-	100	mA
$I_{GND}$	ground current		-100	-	mA
$I_{sw}$	switch current	$V_{SW} > -0.5$ V or $V_{SW} < 6$ V; source or sink current	-	$\pm 30$	mA
		$V_{SW} > -0.5$ V or $V_{SW} < 6$ V; pulsed at 1 ms duration, < 10 % duty cycle; peak current	-	$\pm 90$	mA
$T_{stg}$	storage temperature		-65	+150	°C
$P_{tot}$	total power dissipation	$T_{amb} = -40$ °C to +85 °C	[2]	-	300 mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] For HVQFN24 package: above 134.5 °C the value of  $P_{tot}$  derates linearly with 19.3 mW/K.

## 10. Recommended operating conditions

**Table 8. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC(A)}$	supply voltage A		2	3.3	5.5	V
$V_{CC(B)}$	supply voltage B		4.5	5.0	5.5	V
$T_{amb}$	ambient temperature	operating in free-air	-40	+25	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	[1]	-	20	-
		$V_{CC(A)} = 3 \text{ V to } 3.6 \text{ V}$	[1]	-	10	-
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	[1]	-	5	-

[1] Applies to control signal levels.

## 11. Static characteristics

**Table 9. Static characteristics**

$V_{CC(B)} = 4.5 \text{ V to } 5.5 \text{ V}$ ;  $V_{CC(A)} = 2 \text{ V to } 5.5 \text{ V}$ , unless otherwise specified; Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$			Unit
			Min	Typ[1]	Max	
<b>General</b>						
$I_{CC(A)}$	supply current A	$V_{CC(A)} = 3.3 \text{ V}$ ; EN = $V_{CC(A)}$ or GND; for H1, $V_1 = 0 \text{ A}$	-	-	2.0	μA
$I_{CC(B)}$	supply current B	$V_{CC(B)} = 5.0 \text{ V}$ ; EN = $V_{CC(A)}$ or GND; for H1, $V_1 = 0 \text{ A}$	-	-	2.0	μA
<b>HV buffer</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC(A)} = 3 \text{ V to } 3.6 \text{ V}$	2	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC(A)} = 3 \text{ V to } 3.6 \text{ V}$	-	-	0.8	V
$V_H$	hysteresis voltage		-	50	-	mV
$I_I$	input leakage current	$V_{CC(B)} = V_{CC(A)} = 5.5 \text{ V}$ ; $V_1 = \text{GND to } V_{CC(A)}$	-	-	$\pm 1$	μA
$V_{OH}$	HIGH-level output voltage	$I_O = -8 \text{ mA}$	$V_{CC(B)} - 0.5$	-	-	V
$V_{OL}$	LOW-level output voltage	$I_O = 8 \text{ mA}$	-	-	0.5	V
$I_{OFF}$	power-off leakage current	$V_1 \text{ or } V_O = 0 \text{ V to } 5.5 \text{ V}$ ; $V_{CC(B)} = 0 \text{ V}$ ; $V_{CC(A)} = 0 \text{ V to } 5.5 \text{ V}$	-	-	$\pm 1$	μA
<b>RGB switches</b>						
$I_{S(OFF)}$	OFF-state leakage current	$V_{CC(B)} = 5.5 \text{ V}$ ; $V_1 = 0.3 \text{ V or } 5.5 \text{ V}$ ; $V_O = 0 \text{ V to } V_{CC(B)}$ ; EN = $V_{CC(A)}$ or GND; See <a href="#">Figure 3</a>	-	-	$\pm 1$	μA
$I_{S(ON)}$	ON-state leakage current	$V_{CC(B)} = 5.5 \text{ V}$ ; $V_1 = 0.3 \text{ V or } 5.5 \text{ V}$ ; $V_O = 0 \text{ V to } V_{CC(B)}$ ; EN = $V_{CC(A)}$ ; See <a href="#">Figure 4</a>	-	-	$\pm 1$	μA
$R_{ON}$	ON resistance	$V_1 = 0.7 \text{ V}$ ; $I_{SW} = -10 \text{ mA}$ ; See <a href="#">Figure 5</a> and <a href="#">Figure 6</a>	[4]	-	4	Ω
$\Delta R_{ON}$	ON resistance mismatch between channels	$V_1 = \text{GND to } 0.7 \text{ V}$ ; $I_{SW} = -10 \text{ mA}$	[2]	-	0.5	Ω
$R_{ON(\text{flat})}$	ON resistance (flatness)	$V_1 = \text{GND to } 0.7 \text{ V}$ ; $I_{SW} = -10 \text{ mA}$	[3]	-	0.5	Ω

**Table 9. Static characteristics ...continued** $V_{CC(B)} = 4.5 \text{ V to } 5.5 \text{ V}; V_{CC(A)} = 2 \text{ V to } 5.5 \text{ V}$ , unless otherwise specified; Voltages are referenced to GND (ground = 0 V)


Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$			Unit
			Min	Typ <sup>[1]</sup>	Max	
$C_{S(OFF)}$	OFF-state capacitance		-	4.5	-	pF
$C_{S(ON)}$	ON-state capacitance		-	12	-	pF
<b>SDA, SCL</b>						
$I_{S(OFF)}$	OFF-state leakage current	$V_{CC(B)} = 5.5 \text{ V}; V_{CC(A)} = 3.6 \text{ V}; SCL0, SDA0, SCL1, SCL2, SDA1, SDA2 = V_{CC(A)} \text{ or GND}; V_O = 0 \text{ V to } V_{CC(B)}$ ; EN = GND; See <a href="#">Figure 3</a>	[5]	-	-	$\pm 1 \mu\text{A}$
$R_{ON}$	ON resistance	$V_{CC(A)} = 2 \text{ V}; V_I = 0.4 \text{ V}; I_{SW} = \pm 2 \text{ mA}$ ; See <a href="#">Figure 5</a> and <a href="#">Figure 7</a>	-	9	-	$\Omega$
$C_{S(ON)}$	ON-state capacitance		-	15	-	pF
<b>Control Logic (SEL, EN)</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7 $V_{CC(A)}$	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.8	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.3 $V_{CC(A)}$	V
$V_H$	hysteresis voltage		-	50	-	mV
$I_I$	input leakage current	$V_{CC(A)} = 5.5 \text{ V}; V_I = \text{GND to } V_{CC(A)}$	-	-	$\pm 1 \mu\text{A}$	

[1] All typical values are measured at  $V_{CC(B)} = 5 \text{ V}$ ,  $V_{CC(A)} = 3.3 \text{ V}$  and  $T_{amb} = 25^{\circ}\text{C}$  unless otherwise specified.[2] Measured at identical  $V_{CC}$ , temperature and input voltage.[3] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical  $V_{CC}$  and temperature.

[4] Guarantees the LOW level.

[5] Guarantees the HIGH level.

## 11.1 Test circuits and waveforms




x0 refers to R0, G0, B0, SCL0 or SDA0

x1 refers to R1, G1, B1, SCL1 or SDA1

x2 refers to R2, G2, B2, SCL2 or SDA2

**Fig 3. Test circuit for measuring OFF-state leakage current**




x0 refers to R0, G0, B0, SCL0 or SDA0

x1 refers to R1, G1, B1, SCL1 or SDA1

x2 refers to R2, G2, B2, SCL2 or SDA2

**Fig 4. Test circuit for measuring ON-state leakage current**




x0 refers to R0, G0, B0, SCL0 or SDA0

x1 refers to R1, G1, B1, SCL1 or SDA1

x2 refers to R2, G2, B2, SCL2 or SDA2


$$R_{ON} = V_{SW} / I_{SW}$$

**Fig 5. Test circuit for measuring ON resistance**



- (1) T<sub>amb</sub> = 85 °C
- (2) T<sub>amb</sub> = 25 °C
- (3) T<sub>amb</sub> = -40°C

**Fig 6. ON resistance as a function of input voltage (RGB switches)**



- (1) T<sub>amb</sub> = 85 °C
- (2) T<sub>amb</sub> = 25 °C
- (3) T<sub>amb</sub> = -40°C

**Fig 7. ON resistance as a function of input voltage (DDC switches)**

## 12. Dynamic characteristics

**Table 10. Dynamic characteristics**

At recommended operating conditions; Voltages are referenced to GND (ground = 0 V;  $V_{CC(B)} = 4.5 \text{ V to } 5.5 \text{ V}$ ;  $V_{CC(A)} = 2 \text{ V to } 5.5 \text{ V}$ .


Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$			Unit
			Min	Typ <sup>[1]</sup>	Max	
$t_{pd}$	propagation delay	H0 to H1 and V0 to V1; See <a href="#">Figure 8</a> <sup>[2]</sup> and <a href="#">Figure 9</a>	-	3	-	ns
$t_{en}$	enable time	EN and SEL to all other outputs; See <a href="#">Figure 10</a> and <a href="#">Figure 11</a>	-	15	-	ns
$t_{dis}$	disable time	EN and SEL to all other outputs; See <a href="#">Figure 10</a> and <a href="#">Figure 11</a>	-	5	-	ns
$t_{b-m}$	break-before-make time	See <a href="#">Figure 12</a>	-	10	-	ns
$t_{sk(o)}$	output skew time	Skew between any Rn, Gn and Bn ports; see <a href="#">Figure 8</a> <sup>[3]</sup>	-	50	-	ps

[1] All typical values are measured at  $V_{CC(B)} = 5 \text{ V}$ ;  $V_{CC(A)} = 3.3 \text{ V}$ ;  $T_{amb} = 25^{\circ}\text{C}$ .

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[3] Guaranteed by design.

### 12.1 Test circuits and waveforms




Measurement points are given in [Table 11](#).

$$t_{sk(o)} = |t_{PLH1} - t_{PLH2}|.$$

**Fig 8. Test circuit for measuring propagation delay times**

**Table 11. Measurement points**

Input	Output		
$V_M$	$V_I$	$V_X$	$V_M$
$0.5V_{CC(A)}$	GND to $V_{CC(A)}$	$0.9V_{OH}$	$0.5V_{CC(B)}$



Test data is given in [Table 12](#).

Definitions:

DUT = Device Under Test.

$R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.


$C_L$  = Load capacitance including test jig and probe.

$R_L$  = Load resistance.

**Fig 9. Test circuit for measuring propagation delay times**

**Table 12. Test data**


Input	Load	
$t_r, t_f$	$C_L$	$R_L$
$\leq 2.5$ ns	10 pF	1 k $\Omega$



Measurement points are given in [Table 11](#).


Logic level:  $V_{OH}$  is typical output voltage level that occurs with the output load.

**Fig 10. Enable and disable times**



001aan184

- a. EN to switch outputs



001aan185

- b. SEL to switch outputs

Test data is given in [Table 13](#).

$x_0$  refers to R0, G0, B0, SCL0 or SDA0


$x_1$  refers to R1, G1, B1, SCL1 or SDA1

$x_2$  refers to R2, G2, B2, SCL2 or SDA2


**Fig 11. Test circuit for measuring enable and disable times**

**Table 13. Test data**

Input	Load		
$t_r, t_f$	$V_I$	$C_L$	$R_L$
$\leq 2.5\text{ ns}$	GND to $V_{CC(A)}$	$10\text{ pF}$	$100\text{ }\Omega$



a. Test circuit



b. Input and output measurement points

Test data is given in [Table 13](#).

x0 refers to R0, G0, B0, SCL0 or SDA0

x1 refers to R1, G1, B1, SCL1 or SDA1

x2 refers to R2, G2, B2, SCL2 or SDA2

Fig 12. Test circuit for measuring break-before-make timing

## 13. Additional dynamic characteristics


**Table 14. Additional dynamic characteristics**

$V_{CC(B)} = 5.0 \text{ V} \pm 10\%$ ,  $V_{CC(A)} = 2 \text{ V}$  to  $5.5 \text{ V}$ , unless otherwise specified; Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			Unit	
			Min	Typ	Max		
$f_{(-3dB)}$	-3 dB frequency response	$R_L = 50 \Omega$ ; see <a href="#">Figure 13</a>	[1]	-	850	-	MHz
$\alpha_{ins}$	Insertion loss	$f_i = 1 \text{ MHz}$ ; $R_L = R_S = 50 \Omega$ ; see <a href="#">Figure 13</a>	-	0.6	-	dB	
Xtalk	crosstalk	between switches; $f_i = 50 \text{ MHz}$ ; $R_L = 50 \Omega$ ; see <a href="#">Figure 13</a>	[1]	-	-50	-	dB

[1]  $f_i$  is biased at  $0.5V_{CC}$ .

### 13.1 Test circuits



Insertion loss is measured between  $R_0$  and  $R_1$  or  $R_2$  on each switch; crosstalk is measured from one channel to the other channel.

**Fig 13. Test circuit for measuring crosstalk and insertion loss**

## 14. Application information

The NX5DV4885E provides the level shifting necessary to drive two standard VGA ports from a graphic controller as low as 2.2 V. Internal buffers drive the HSYNC and VSYNC signals to VGA standard TTL levels. The DDC multiplexer provides level shifting by clamping signals to a diode drop below the voltage applied on  $V_{CC(A)}$  (See figure [Figure 14](#)). Connect  $V_{CC(A)}$  to 3.3 V for normal operation, or to  $V_{CC(B)}$  to disable voltage clamping for DDC signals





Fig 14. Typical operating circuit

## 15. Package outline

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;  
24 terminals; body 4 x 4 x 0.85 mm

SOT616-3



DIMENSIONS (mm are the original dimensions)

UNIT	A <sup>(1)</sup> max.	A1	b	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	e <sub>1</sub>	e <sub>2</sub>	L	v	w	y	y <sub>1</sub>
mm	1 0.00	0.05 0.18	0.30 0.2	0.2	4.1 3.9	2.75 2.45	4.1 3.9	2.75 2.45	0.5	2.5	2.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT616-3	---	MO-220	---			04-11-19 05-03-10

Fig 15. Package outline SOT616-3 (HVQFN24)

## 16. Abbreviations

**Table 15. Abbreviations**

Acronym	Description
CDM	Charged Device Model
DDC	Display Data Channel
ESD	ElectroStatic Discharge
HBM	Human Body Model
KVM	Keyboard Video Mouse
MM	Machine Model
RGB	Red Green Blue
SPDT	Single Pole Double Throw
TTL	Transistor-Transistor Logic
VESA	Video Electronics Standards Association

## 17. Revision history

**Table 16. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX5DV4885E v.2	20111104	Product data sheet	-	NX5DV4885E v.1
Modifications:		• Legal pages updated.		
NX5DV4885E v.1	20110719	Product data sheet	-	-

## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

### 18.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 20. Contents

<b>1</b>	<b>General description</b>	<b>1</b>
<b>2</b>	<b>Features and benefits</b>	<b>1</b>
<b>3</b>	<b>Applications</b>	<b>1</b>
<b>4</b>	<b>Ordering information</b>	<b>2</b>
<b>5</b>	<b>Marking</b>	<b>2</b>
<b>6</b>	<b>Functional diagram</b>	<b>2</b>
<b>7</b>	<b>Pinning information</b>	<b>3</b>
7.1	Pinning	3
7.2	Pin description	3
<b>8</b>	<b>Functional description</b>	<b>4</b>
8.1	RGB switches	4
8.2	H-Sync/V-Sync level translator	4
8.3	Display-Data Channel Multiplexer	5
<b>9</b>	<b>Limiting values</b>	<b>5</b>
<b>10</b>	<b>Recommended operating conditions</b>	<b>6</b>
<b>11</b>	<b>Static characteristics</b>	<b>6</b>
11.1	Test circuits and waveforms	7
<b>12</b>	<b>Dynamic characteristics</b>	<b>10</b>
12.1	Test circuits and waveforms	10
<b>13</b>	<b>Additional dynamic characteristics</b>	<b>14</b>
13.1	Test circuits	14
<b>14</b>	<b>Application information</b>	<b>15</b>
<b>15</b>	<b>Package outline</b>	<b>16</b>
<b>16</b>	<b>Abbreviations</b>	<b>17</b>
<b>17</b>	<b>Revision history</b>	<b>17</b>
<b>18</b>	<b>Legal information</b>	<b>18</b>
18.1	Data sheet status	18
18.2	Definitions	18
18.3	Disclaimers	18
18.4	Trademarks	19
<b>19</b>	<b>Contact information</b>	<b>19</b>
<b>20</b>	<b>Contents</b>	<b>20</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 4 November 2011

Document identifier: NX5DV4885E