

## **Precision Picoampere Input Current Quad Operational Amplifier**

## **OP-497**

#### FEATURES

Low Offset Voltage: 50  $\mu$ V max Low Offset Voltage Drift: 0.5 µV/°C max Very Low Bias Current +25°C: 100 pA max -55°C to +125°C: 450 pA max Very High Open-Loop Gain: 2000 V/mV min Low Supply Current (per Amplifier): 625 µA max Operates from ±2 V to ±20 V Supplies High Common-Mode Rejection: 120 dB min

#### **APPLICATIONS**

Strain Gage and Bridge Amplifiers **High Stability Thermocouple Amplifiers** Instrumentation Amplifiers **Photo-Current Monitors High-Gain Linearity Amplifiers** Long-Term Integrators/Filters Sample-and-Hold Amplifiers **Peak Detectors** Logarithmic Amplifiers **Battery-Powered Systems** 

#### **GENERAL DESCRIPTION**

The OP-497 is a quad op amp with precision performance in the space saving, industry standard 16-pin SOIC package. Its combination of exceptional precision with low power and extremely low input bias current makes the quad OP-497 useful in a wide variety of applications.

Precision performance of the OP-497 includes very low offset, under 50  $\mu$ V, and low drift, below 0.5  $\mu$ V/°C. Open-loop gain exceeds 2000 V/mV insuring high linearity in every application. Errors due to common-mode signals are eliminated by the OP-497's common-mode rejection of over 120 dB. The OP-497's power supply rejection of over 120 dB minimizes offset voltage changes experienced in battery powered systems. Supply current of the OP-497 is under 625  $\mu$ A per amplifier, and it can operate with supply voltages as low as  $\pm 2$  V.

The OP-497 utilizes a superbeta input stage with bias current cancellation to maintain picoamp bias currents at all temperatures. This is in contrast to FET input op amps whose bias currents start in the picoamp range at 25°C, but double for every 10°C rise in temperature, to reach the nanoamp range above 85°C. Input bias current of the OP-497 is under 100 pA at 25°C and is under 450 pA over the military temperature range.

Combining precision, low power and low bias current, the OP-497 is ideal for a number of applications including instrumentation amplifiers, log amplifiers, photo-diode preamplifiers and long term integrators. For a single device see the OP-97, for a dual see the OP-297.

#### REV. C

Information furnished by Analog Devices is believed to be accurate and











14-Lead Ceramic Dip (Y Suffix)



Z, 3 2 1 20 19 +IN A 4 18 +IN D NÇ 17 NC 5 OP-497 V+ 6 16 **v**– TOP VIEW NC 7 (Not to Scale) 15 NC +IN C +IN B 8

**20-Position Chip Carrier** (RC Suffix)



NC = NO CONNECT



Input Bias, Offset Current vs. Temperature

reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

1

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Fax: 617/326-8703 Tel: 617/329-4700

# **OP-497**—**SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15 V$ , $T_A = +25^{\circ}C$ unless otherwise specified)

<b>D</b>		0.111		A			B/F	••		C/G		
Parameter	Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
INPUT CHARACTERISTICS												
Offset Voltage	Vos	40%C T 1 85%C		20	50		40 70	75		80	150	$\mu V$
		$ \begin{array}{l} -40^{\circ}\mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq +85^{\circ}\mathrm{C} \\ -55^{\circ}\mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq +125^{\circ}\mathrm{C} \end{array} \end{array} $		40	100		70 80	150 150		120 140	250 300	
Average Input Offset Voltage Drift	TCVos	$T_{min} - T_{max}$		0.2	0.5		0.4	1.0		0.6	1.5	μV/°C
Long Term Input Offset Voltage Stability	10 Vos	min max		0.1	0.2		0.1	1.0		0.1	1.2	$\mu V/Mo$
Input Bias Current	I <sub>B</sub>	$V_{CM} - 0 V$		30	100		40	150		60	200	pА
-	-	$-40^{\circ}C \le T_A \le +85^{\circ}C$					60	200		80	300	-
		$-55^{\circ}C \le T_A \le +125^{\circ}C$		80	450		110	600		130	600	
Average Input Bias Current Drift	TC <sub>IB</sub>	$-40^{\circ}C \le T_A \le +85^{\circ}C$					0.3			0.3		
		$-55^{\circ}C \le T_A \le +125^{\circ}C$		0.5			0.7			0.7		pA/°C
Input Offset Current	I <sub>OS</sub>	$V_{CM} = 0 V$		15	100		30	150		50	200	pA
		$40^{\circ}\mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq +85^{\circ}\mathrm{C}$ $-55^{\circ}\mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq +125^{\circ}\mathrm{C}$		35	400		50 60	200 600		80 90	300 600	
Average Input Offset Current Drift	T <sub>c</sub> I <sub>os</sub>	$-55C \simeq I_A \simeq +125C$		0.2	400		0.3	600		90 0.4	600	pA/⁰C
Input Voltage Range <sup>1</sup>	IVŔ		±13	±14		±13	±14		±13	±14		V
input voltage indige	1.1.1	T <sub>min</sub> -T <sub>max</sub>	$\pm 13$	±13.5		$\pm 13$	$\pm 13.5$		$\pm 13$	$\pm 13.5$		
Common-Mode Rejection	CMR	$V_{CM} = \pm 13 V$	120	140		114	135		114	135		dB
		T <sub>min</sub> -T <sub>max</sub>	114	130		108	120		108	120		
Large Signal Voltage Gain	A <sub>vo</sub>	$V_{\rm O} = \pm 10 \text{ V } R_{\rm L} = 2 \text{ k}\Omega$	2000	6000		1500	4000		1200	4000		V/mV
	,0	$-40^{\circ}C < T_A < +85^{\circ}C$				800	2000		800	2000		
		$-55^{\circ}C < T_A < +125^{\circ}C$	1200	4000		1000	3000		800	3000		
Input Resistance Differential Mode	R <sub>IN</sub>			30			30			30		MΩ
Input Resistance Common Mode	R <sub>INCM</sub>			500 3			500 3			500 3		GΩ
Input Capacitance	C <sub>IN</sub>			3			3			3		pF
OUTPUT CHARACTERISTICS	N	U - 3 1-0	±13	12 7		±13	. 12 7		±13	. 12 7		v
Output Voltage Swing	Vo	$R_{L} = 2 k\Omega$ $R_{r} = 10 k\Omega$	$\pm 13$ $\pm 13$	$\pm 13.7 \\ \pm 14$		$\pm 13$ $\pm 13$	±13.7 ±14		$\pm 13$ $\pm 13$	$\pm 13.7$ $\pm 14$		v
		$\mathbf{T}_{\min} - \mathbf{T}_{\max}, \mathbf{R}_{\mathrm{L}} = 10 \text{ k}\Omega$	$\pm 13$ $\pm 13$	$\pm 13.5$		$\pm 13$	$\pm 13.5$		$\pm 13$ $\pm 13$	$\pm 13.5$		
Short Circuit	$I_{sc}$	- min - maxy - L		±25			±25			±25		mA
POWER SUPPLY												
Power Supply Rejection Ratio	PSRR	$V_s = \pm 2 V$ to $\pm 20 V$	120	140		114	135		114	135		dB
		$V_s = \pm 2.5 \text{ V}$ to $\pm 20 \text{ V}$										
	-	$T_{min} - T_{max}$	114	130		108	120		108	120		
Supply Current (per Amplifier)	$I_{SY}$	No Load		525 580	625 750		525 580	625 750		525 580	625	μA
Supply Voltage Range	$\mathbf{v}_{s}$	T <sub>min</sub> -T <sub>max</sub> Operating Range	±2	580	$\pm 20$	±2	580	$\pm 20$	±2	580	750 ±20	v
Supply Voltage Kange	*s	$T_{min} - T_{max}$	$\pm 2.5$		$\pm 20$	$\pm 2.5$		$\pm 20$	$\pm 2.5$		$\pm 20$ $\pm 20$	ľ
DYNAMIC PERFORMANCE		ARAKIN										
Slew Rate	SR		0.05	0.15		0.05	0.15		0.05	0.15		V/µs
Gain Bandwidth Product	GBW			500			500			500		kHz
Channel Separation	CS	$V_{\rm O}$ = 20 V p-p fo = 10 Hz		150			150			150		dB
NOISE PERFORMANCE												
Voltage Noise	e <sub>n</sub> p–p	0.1 Hz to 10 Hz		0.3			0.3			0.3		μV p-p
Voltage Noise Density	$e_n = 10 \text{ Hz}$			17			17			17		$nV/\sqrt{H_2}$
Current Noice Density	$e_n - 1 \text{ kHz}$			15 20			15 20			15 20		$nV/\sqrt{Hz}$
Current Noise Density	$i_n = 10 Hz$			20			20		I	20		fA/√Hz

NOTE <sup>1</sup>Guaranteed by CMR Test.

Specifications subject to change without notice.



### **OP497**

## WAFER TEST LIMITS (@ $V_s = \pm 15 V$ , $T_A = +25^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Condition	OP-497 GBC Limit	Units
Input Offset Voltage	V <sub>os</sub>		150	μV max
Input Offset Current	I <sub>OS</sub>	$V_{CM} = 0 V$	150	pA max
Input Bias Current	IB	$V_{CM} = 0 V$	150	pA max
Input Voltage Range <sup>1</sup>	IVR		±13	V min
Large Signal Voltage Gain	A <sub>VO</sub>	$V_{\Omega} = \pm 10 \text{ V}, R_{L} \leq 10 \text{ k}\Omega$	1500	V/mV min
Common-Mode Rejection	CMR	$V_{CM} = \pm 13 V$	114	dB min
Power Supply Rejection	PSR	$V_{S} = \pm 2$ V to $\pm 20$ V	114	dB min
Output Voltage Swing	V <sub>O</sub>	$R_{\rm L} \leq 10 \ \rm k\Omega$	±13	V min
		$R_{L} \leq 2 k\Omega$	±13	V min
Supply Current per Amplifier	I <sub>SY</sub>	No Load	625	μA max

#### NOTE

<sup>1</sup>Guaranteed by CMR test. Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage ±20 V
Input Voltage <sup>2</sup>
Differential Input Voltage <sup>2</sup>
Output Short-Circuit Duration Indefinite
Storage Temperature Range
Y, RC Package $\dots \dots \dots$
P, S Package $\dots \dots \dots$
Operating Temperature Range
OP-497A, B, C (Y)
OP-497F, G (Y)
OP-497F, G (P, S)
Junction Temperature
Y, RC Package $\dots \dots \dots$
P, S Package $\ldots \ldots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature Range (Soldering, 60 sec) +300°C

Package Type	$\theta_{JA}^{3}$	θ <sub>JC</sub>	Units
14-Pin Cerdip (Y)	94	10	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	78	33	°C/W
16-Pin SOIC (S)	92	23	°C/W

#### NOTES

<sup>1</sup>Absolute maximum ratings apply to both DICE and packaged parts, unless

<sup>2</sup>For supply voltages less than  $\pm 20$  V, the absolute maximum input voltage is equal to the supply voltage. <sup>3</sup> $\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for cerdip, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SOIC package.



## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option		
OP497AY	-55°C to +125°C	14-Pin Cerdip	Q-14		
OP497BY	-55°C to +125°C	14-Pin Cerdip	Q-14		
OP497CY	$-55^{\circ}$ C to $+125^{\circ}$ C	14-Pin Cerdip	Q-14		
OP497BRC/883	-55°C to +125°C	20-Contact LCC	E-20A		
OP497FY	-40°C to +85°C	14-Pin Cerdip	Q-14		
OP497FP	-40°C to +85°C	14-Pin Plastic DIP	N-14		
OP497FS	$-40^{\circ}$ C to $+85^{\circ}$ C	16-Pin SOIC	<b>R-16</b>		
OP497GY	-40°C to +85°C	14-Pin Cerdip	Q-14		
OP497GP	-40°C to +85°C	14-Pin Plastic DIP	N-14		
OP497GS	-40°C to +85°C	16-Pin SOIC	R-16		

#### DICE CHARACTERISTICS



OUTB OUTC

#### Die Size 0.112 $\times$ 0.129 inch, 14,448 sq. mils

- ر

Ţ CHANNEL SEPARATION = 20 log  $\left(\frac{V_1}{V_2 / 10000}\right)$ 

Channel Separation Test Circuit

REV. C

-3-



Figure 1. Typical Distribution of Input Offset Voltage



**OP-497** — Typical Characteristics (@  $+25^{\circ}$ C,  $V_s = \pm 15$  V, unless otherwise noted)

Figure 2. Typical Distribution of Input Bias Current



Figure 3. Typical Distribution of Input Offset Current



Figure 4. Typical Distribution of TCV<sub>OS</sub>



Figure 7. Input Offset Voltage Warm-Up Drift







*Figure 8. Effective Offset Voltage vs. Source Resistance* 



Figure 6. Input Bias Current vs. Common-Mode Voltage



Figure 9. Effective TCV<sub>os</sub> vs. Source Resistance





Figure 13. Open-Loop Gain, Phase vs. Frequency



Figure 16. Common-Mode Rejection vs. Frequency





Figure 17. Power Supply Rejection vs. Frequency

Figure 15. Open-Loop Gain Linearity



Figure 18. Maximum Output Swing vs. Frequency

REV. C





Figure 19. Input Common-Mode Voltage Range vs. Supply Voltage



Figure 20. Maximum Output Swing vs. Load Resistance



Figure 21. Output Voltage Swing vs. Supply Voltage



Figure 22. Supply Current (per Amplifier) vs. Supply Voltage





Figure 23. Closed-Loop Output Impedance vs. Frequency

Figure 24. Short-Circuit Current vs. Time Temperature



Figure 25. Small-Signal Overshoot vs. Capacitance Load



Figure 26. Simplified Schematic Showing One Amplifier



#### **APPLICATIONS INFORMATION**

Extremely low bias current over the full military temperature range makes the OP-497 attractive for use in sample-and-hold amplifiers, peak detectors, and log amplifiers that must operate over a wide temperature range. Balancing input resistances is not necessary with the OP-497. Offset voltage and TCV<sub>OS</sub> are degraded only minimally by high source resistance, even when unbalanced.

The input pins of the OP-497 are protected against large differential voltage by back-to-back diodes and current-limiting resistors. Common-mode voltages at the inputs are not restricted, and may vary over the full range of the supply voltages used.

The OP-497 requires very little operating headroom about the supply rails, and is specified for operation with supplies as low as  $\pm 2$  V. Typically, the common-mode range extends to within one volt of either rail. The output typically swings to within one volt of the rails when using a 10 k $\Omega$  load.

#### AC PERFORMANCE

The OP-497's ac characteristics are highly stable over its full operating temperature range. Unity-gain small-signal response is shown in Figure 27. Extremely tolerant of capacitive loading on the output, the OP-497 displays excellent response even with 1000 pF loads (Figure 28).



Figure 27. Small Signal Transient Response  $(C_{LOAD} = 100 \text{ pF}, A_{VCL} = +1)$ 



Figure 28. Small Signal Transient Response  $(C_{LOAD} = 1000 \text{ pF}, A_{VCL} = +1)$ 



Figure 29. Large Signal Transient Response ( $A_{VCL} = +1$ )

#### **GUARDING AND SHIELDING**

To maintain the extremely high input impedances of the OP-497, care must be taken in circuit board layout and manufacturing. Board surfaces must be kept scrupulously clean and free of moisture. Conformal coating is recommended to provide a humidity barrier. Even a clean PC board can have 100 pA of leakage currents between adjacent traces, so guard rings should be used around the inputs. Guard traces are operated at a voltage close to that on the inputs, as shown in Figure 30, so that leakage currents become minimal. In noninverting applications, the guard ring should be connected to the common-mode voltage at the inverting input. In inverting applications, both inputs remain at ground, so the guard trace should be grounded. Guard traces should be on both sides of the circuit board.



Figure 30. Guard Ring Layout and Connections

REV. C

#### **OPEN-LOOP GAIN LINEARITY**

The OP-497 has both an extremely high gain of 2000 V/mv minimum and constant gain linearity. This enhances the precision of the OP-497 and provides for very high accuracy in high closedloop gain applications. Figure 31 illustrates the typical open-loop gain linearity of the OP-497 over the military temperature range.



Figure 31. Open-Loop Linearity of the OP-497

#### APPLICATIONS

#### **Precision Absolute Value Amplifier**

The circuit of Figure 32 is a precision absolute value amplifier with an input impedance of 30 M $\Omega$ . The high gain and low TCV<sub>OS</sub> of the OP-497 insure accurate operation with microvolt input signals. In this circuit, the input always appears as a common-mode signal to the op amps. The CMR of the OP-497 exceeds 120 dB, yielding an error of less than 2 ppm.



Figure 32. Precision Absolute Value Amplifier

#### PRECISION CURRENT PUMP

Maximum output current of the precision current pump shown in Figure 33 is  $\pm 10$  mA. Voltage compliance is  $\pm 10$  V with  $\pm 15$  V supplies. Output impedance of the current transmitter exceeds 3 M $\Omega$  with linearity better than 16 bits.



Figure 33. Precision Current Pump

#### PRECISION POSITIVE PEAK DETECTOR

In Figure 34, the  $C_H$  must be of polystyrene, Teflon<sup>\*</sup>, or polyethylene to minimize dielectric absorption and leakage. The droop rate is determined by the size of  $C_H$  and the bias current of the OP-497.



Figure 34. Precision Positive Peak Detector

#### SIMPLE BRIDGE CONDITIONING AMPLIFIER

Figure 35 shows a simple bridge conditioning amplifier using the OP-497. The transfer function is:

$$V_{OUT} = V_{REF} \left(\frac{\Delta R}{R + \Delta R}\right) \frac{R_F}{R}$$

The REF-43 provides an accurate and stable reference voltage for the bridge. To maintain the highest circuit accuracy,  $R_F$ should be 0.1% or better with a low temperature coefficient.



### 0P-497



Figure 35. A Simple Bridge Conditioning Amplifier Using the OP-497

#### NONLINEAR CIRCUITS

Due to its low input bias currents, the OP-497 is an ideal log amplifier in nonlinear circuits such as the square and square-root circuits shown in Figures 36 and 37. Using the squaring circuit of Figure 36 as an example, the analysis begins by writing a voltage loop equation across transistors  $Q_1$ ,  $Q_2$ ,  $Q_3$  and  $Q_4$ .

$$V_{T1} In \left(\frac{I_{IN}}{I_{S1}}\right) + V_{T2} In \left(\frac{I_{IN}}{I_{S2}}\right) = V_{T3} In \left(I\frac{I_O}{I_{S3}}\right) + V_{T4} In \left(\frac{I_{REF}}{I_{S4}}\right)$$

All the transistors of the MAT-04 are precisely matched and at the same temperature, so the  $I_{\rm S}$  and  $V_{\rm T}$  terms cancel, giving:

$$2 In I_{IN} = In I_O + In I_{REF} = In (I_O \times I_{REF})$$

Exponentiating both sides of the equation leads to:

$$I_O = \frac{(I_{IN})^2}{I_{REF}}$$

Op amp  $A_2$  forms a current-to-voltage converter which gives  $V_{OUT}=R2\times I_O.$  Substituting  $(V_{IN}/R1)$  for  $I_{IN}$  and the above equation for  $I_O$  yields:



A similar analysis made for the square-root circuit of Figure 37 leads to its transfer function:

$$V_{OUT} = R2 \sqrt{\frac{(V_{IN}) (I_{REF})}{R1}}$$

In these circuits,  $I_{REF}$  is a function of the negative power supply. To maintain accuracy, the negative supply should be well regulated. For applications where very high accuracy is required, a voltage reference may be used to set  $I_{REF}$ . An important consideration for the squaring circuit is that a sufficiently large input voltage can force the output beyond the operating range of the output op amp. Resistor R4 can be changed to scale  $I_{REF}$ , or R1 and R2 can be varied to keep the output voltage within the usable range.



Figure 37. Square Root Amplifier

Unadjusted accuracy of the square-root circuit is better than 0.1% over an input voltage range of 100 mV to 10 V. For a similar input voltage range, the accuracy of the squaring circuit is better than 0.5%.

V- -15V

Figure 36. Squaring Amplifier

REV. C

#### **OP-497 SPICE MACRO-MODEL**

Figure 38 and Table I show the node and net list for a SPICE macro-model of the OP-497. The model is a simplified version of the actual device and simulates important dc parameters such as  $V_{OS}$ ,  $I_{OS}$ ,  $I_B$ ,  $A_{VO}$ , CMR,  $V_O$  and  $I_{SY}$ . AC parameters such as slew rate, gain and phase response and CMR change with frequency are also simulated by the model.

The model uses typical parameters for the OP-497. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase response of the OP-497. In this way, the model presents an accurate ac representation of the actual device. The model assumes an ambient temperature of  $25^{\circ}$ C.



Figure 38. OP-497 Macro Model



Table I. OP-497 SPICE Net-List

*NODE *	AUUN			NINVI	ERTING	INPUT	Г				*			AT 1.8 Mł	12	
*				INVERTING INPUT POSITIVE SUPPLY							E1	17	98	12	21	1E
*											<b>R8</b>	17	18	1E6		
*					N	<b>GATI</b>	/E	SUPPL	(		C4	17	18	-88.419	E-15	
*						ou	JTF	TUT			R9	18	98	1		
*											*	10	50	•		
*											*POLE	AT 6	447			
*SUBCI	кт ор	-497	1	2 9	99 50	27					*		VII 12			
*INPUT	STAC	3E & F	OLE AT 6	MHz							G2 R10	98 19	19 98	18 1E6	21	1
*															45	
RIN1	1	7	2500								C5	19	98	26.526E	-15	
RIN2	2	8	2500								*					
R1	8	3	6.782E8								*POLE	AT 1.8	8 MHz			
R2	7	3	6.782E8								*					
R3	5	99	542.57								G3	98	20	19	21	16
R4	6	99 99	542.57								R15	20	98	1E6		
R4 CIN	0 7	99 8	3E-12								C8	20	98	88.419E	–15	
C1N C2	5	6	24.445E-1	2							*					
	34	-		2							*OUTF	UT ST	AGE			
11	•	50	0.1E-3								*					
IOS	7	8	15E-12		40			40F 0			R16	99	21	160k		
EOS	9	7	POLY(1)	<b>0</b> Y	16	21		40E–6	1		R17	21	50	160k		
Q1	5	8	10	QX							ISY	99	50	331E6		
Q2	6	9	11	σx							V3	23	22	1.9		
R5	10	4	25.374								D5	20	23	DX		
R6	11	4	25.374								V4	22	24	1.9		
D1	8	9	DX								D6	24	20	DX		
D2	9	8	DX								D7	99	25	DX		
*											G4	25	50	20	22	5E
EREF	98	0	21	0	1						D9	50	25	DY		
*											D8	99	26	DX		
	STAG	E&D	OMINANT I	POLE	AT 0.11	Hz					G5	26	50	22	20	5E
*											D10	20 50	26	DY	20	51
R7	12	98	2.1703E9								G6	22	20 99	99	20	5E
C3	12	98	666.67E-	12							G0 R18	22 99	99 22	99 200	20	51
G1	98	12	5	6	1.843	31E3					G7	99 50	22	200	50	58
<b>V</b> 1	99	13	1.275			-						••			50	56
V2	14	50	1.275								R19	22	50	200		
D3	12	13	DX								L1 *	22	27	0.1E6		
D4	14	12	DX													
*	•••		27								*MOD	ELS US	SED			
*COMM			GAIN NET	NOBK	WITH 3		ът	50 Hz			*					
*	1011-10			- Or in										3F = 1.25	E6)	
RCM1	15	16	1E6											= 1E–15)		
CCM	15	16	3.183E-9											= 1E–15 B	V = 50)	
		-									.ENDS	OP-49	7			
RCM2 ECM	16 15	98 00	1	21	477 4											
	15	98	3	21	1773	33E3										

REV. C

-11-

#### OUTLINE DIMENSIONS







20-Position Chip Carrier (RC Suffix)

16-Lead Wide-Body SOIC (S Suffix)





