NEC

MOS FIELD EFFECT TRANSISTOR
2SK3055

SWITCHING
N-CHANNEL POWER MOS FET
INDUSTRIAL USE

DESCRIPTION

This product is N-Channel MOS Field Effect Transistor designed for high current switching applications.

ORDERING INFORMATION

PART NUMBER	PACKAGE
2SK3055	Isolated TO-220

FEATURES

- Low On-State Resistance
  $R_{DS(on)1}$ = 34 mΩ MAX. (V_{GS} = 10 V, I_D = 15 A)
  $R_{DS(on)2}$ = 50 mΩ MAX. (V_{GS} = 4.0 V, I_D = 15 A)
- Low C_{iss} : C_{iss} = 920 pF TYP.
- Built-in Gate Protection Diode
- Isolated TO-220 package

★ (Isolated TO-220)



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C)

Drain to Source Voltage (V_{GS} = 0 V)	V_{DSS}	60	V
Gate to Source Voltage (V_{DS} = 0 V)	$V_{GSS(AC)}$	±20	V
Gate to Source Voltage (V_{DS} = 0 V)	$V_{GSS(DC)}$	+20, −10	V
Drain Current (DC) (T_C = 25°C)	$I_{D(DC)}$	±30	A
Drain Current (Pulse) Note1	$I_{D(pulse)}$	±100	A
Total Power Dissipation (T_C = 25°C)	P_T	25	W
Total Power Dissipation (T_A = 25°C)	P_T	2.0	W
Channel Temperature	T_{ch}	150	°C
Storage Temperature	T_{stg}	–55 to +150	°C
Single Avalanche Current Note2	I_{AS}	15	A
Single Avalanche Energy Note2	E_{AS}	22.5	mJ

Notes 1. PW ≤ 10 μs, Duty cycle ≤ 1%

★ **2.** Starting T_{ch} = 25°C, V_{DD} = 30 V, R_G = 25 Ω, T_{GS} = 20 → 0 V

Document No. D13094EJ2V0DS00 (2nd edition)
Date Published May 2001 NS CP(K)
Printed in Japan

The mark ★ shows major revised points.

ELECTRICAL CHARACTERISTICS (T_A = 25°C)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 60 V, V_{GS} = 0 V			10	μA
Gate Leakage Current	I_{GSS}	V_{GS} = ±20 V, V_{DS} = 0 V			±10	μA
Gate Cut-off Voltage	$V_{GS(off)}$	V_{DS} = 10 V, I_D = 1 mA	1.0	1.6	2.0	V
Forward Transfer Admittance	$\|y_{fs}\|$	V_{DS} = 10 V, I_D = 15 A	8.0	20		S
Drain to Source On-state Resistance	$R_{DS(on)1}$	V_{GS} = 10 V, I_D = 15 A		24	34	mΩ
	$R_{DS(on)2}$	V_{GS} = 4.0 V, I_D = 15 A		35	50	mΩ
Input Capacitance	C_{iss}	V_{DS} = 10 V		920		pF
Output Capacitance	C_{oss}	V_{GS} = 0 V		280		pF
Reverse Transfer Capacitance	C_{rss}	f = 1 MHz		120		pF
Turn-on Delay Time	$t_{d(on)}$	V_{DD} = 30 V, I_D = 15 A		25		ns
Rise Time	t_r	V_{GS} = 10 V		300		ns
Turn-off Delay Time	$t_{d(off)}$	R_G = 10 Ω		70		ns
Fall Time	t_f			120		ns
Total Gate Charge	Q_G	V_{DD} = 48 V		25		nC
Gate to Source Charge	Q_{GS}	V_{GS} = 10 V		3.3		nC
Gate to Drain Charge	Q_{GD}	I_D = 30 A		7.0		nC
Body Diode Forward Voltage	$V_{F(S-D)}$	I_F = 30 A, V_{GS} = 0 V		1.0		V
Reverse Recovery Time	t_{rr}	I_F = 30 A, V_{GS} = 0 V		45		ns
Reverse Recovery Charge	Q_{rr}	di/dt = 100 A/μs		60		nC

TEST CIRCUIT 1 AVALANCHE CAPABILITY



★ TEST CIRCUIT 2 SWITCHING TIME



TEST CIRCUIT 3 GATE CHARGE



TYPICAL CHARACTERISTICS (T_A = 25°C)

DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA



TOTAL POWER DISSIPATION vs. CASE TEMPERATURE



★ FORWARD BIAS SAFE OPERATING AREA



TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



FORWARD TRANSFER CHARACTERISTICS



DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE



FORWARD TRANSFER ADMITTANCE vs.
DRAIN CURRENT



DRAIN TO SOURCE ON-STATE RESISTANCE vs.
GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON-STATE
RESISTANCE vs. DRAIN CURRENT



GATE TO SOURCE CUTOFF VOLTAGE vs.
CHANNEL TEMPERATURE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE



SOURCE TO DRAIN DIODE FORWARD VOLTAGE



CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE



SWITCHING CHARACTERISTICS



REVERSE RECOVERY TIME vs. DRAIN CURRENT



DYNAMIC INPUT/OUTPUT CHARACTERISTICS



SINGLE AVALANCHE CURRENT vs.
INDUCTIVE LOAD



SINGLE AVALANCHE ENERGY
DERATING FACTOR



PACKAGE DRAWING (Unit: mm)

Isolated TO-220 (MP-45F)



EQUIVALENT CIRCUIT



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.