OptiMOS Power-Transistor

Feature

- N-Channel
- Enhancement mode
- Logic Level

Product Summary

V_{DS}	55	V
$R_{DS(on)}$	33	mΩ
I_D	5.2	A

SOT-223





Type	Package	Ordering Code	Marking
BSP603S2L	SOT-223	Q67060-S7213	2N603L

Maximum Ratings,at T_j = 25 °C, unless otherwise specified

Parameter	Symbol	Value	Unit
Continuous drain current	I_D		A
T_A=25°C		5.2	
T_A=70°C		4.1	
Pulsed drain current	$I_{D\ puls}$	21	
T_A=25°C			
Gate source voltage	V_{GS}	± 20	V
Power dissipation	P_{tot}	1.8	W
T_A=25°C			
Operating and storage temperature	T_j , T_{stg}	-55... +150	°C
IEC climatic category; DIN IEC 68-1		55/150/00	

Thermal Characteristics

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Characteristics					
Thermal resistance, junction - soldering point (Pin 4)	R_{thJS}	-	-	20	K/W
Thermal resistance, chip to ambient air:	R_{thJA}				
@ min. footprint		-	-	120	
@ 6 cm^2 cooling area [1)]		-	-	70	

Electrical Characteristics, at T_j = 25 °C, unless otherwise specified

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Static Characteristics					
Drain-source breakdown voltage V_{GS}=0V, I_D=1mA	$V_{(BR)DSS}$	55	-	-	V
Gate threshold voltage, V_{GS} = V_{DS} I_D=50µA	$V_{GS(th)}$	1.2	1.6	2	
Zero gate voltage drain current	I_{DSS}				µA
V_{DS}=55V, V_{GS}=0V, T_j=25°C		-	0.1	1	
V_{DS}=55V, V_{GS}=0V, T_j=150°C		-	10	100	
Gate-source leakage current V_{GS}=20V, V_{DS}=0V	I_{GSS}	-	10	100	nA
Drain-source on-state resistance V_{GS}=4.5V, I_D=2.6A	$R_{DS(on)}$	-	25	40	mΩ
Drain-source on-state resistance V_{GS}=10V, I_D=2.6A	$R_{DS(on)}$	-	21	33	

[1]Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical without blown air.

Electrical Characteristics, at T_j = 25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic Characteristics						
Transconductance	g_{fs}	$V_{DS}\geq 2*I_D*R_{DS(on)max}$, I_D=5.2	8.9	17.8	-	S
Input capacitance	C_{iss}	V_{GS}=0V, V_{DS}=25V, f=1MHz	-	1034	1290	pF
Output capacitance	C_{oss}		-	268	335	
Reverse transfer capacitance	C_{rss}		-	83	125	
Turn-on delay time	$t_{d(on)}$	V_{DD}=30V, V_{GS}=4.5V, I_D=5.2A, R_G=5.6Ω	-	10.8	16	ns
Rise time	t_r	V_{DD}=30V, V_{GS}=4.5V, I_D=5.2mA, R_G=5.6Ω	-	16	24	
Turn-off delay time	$t_{d(off)}$		-	28	40	
Fall time	t_f		-	15	23	
Gate Charge Characteristics						
Gate to source charge	Q_{gs}	V_{DD}=44V, I_D=5.2A	-	3.1	3.9	nC
Gate to drain charge	Q_{gd}		-	11.5	17	
Gate charge total	Q_g	V_{DD}=44V, I_D=5.2A, V_{GS}=0 to 10V	-	33	40	
Gate plateau voltage	$V_{(plateau)}$	V_{DD}=44V, I_D=5.2A	-	3	-	V
Reverse Diode						
Inverse diode continuous forward current	I_S	T_A=25°C	-	-	5.2	A
Inverse diode direct current, pulsed	I_{SM}		-	-	21	
Inverse diode forward voltage	V_{SD}	V_{GS}=0V, I_F=5.2A	-	0.8	1.1	V
Reverse recovery time	t_{rr}	V_R=30V, I_F=I_S, di_F/dt=100A/µs	-	33	40	ns
Reverse recovery charge	Q_{rr}		-	38	47	nC

1 Power dissipation

$P_{tot} = f(T_C)$



2 Drain current

$I_D = f(T_C)$

parameter: $V_{GS} \geq 10$ V



3 Safe operating area

$I_D = f(V_{DS})$

parameter : $D = 0$, T_C = --



4 Transient thermal impedance

$Z_{thJC} = f(t_p)$

parameter : $D = t_p/T$



5 Typ. output characteristic

$I_D = f(V_{DS})$; T_j=25°C

parameter: t_p = 80 µs



6 Typ. drain-source on resistance

$R_{DS(on)} = f(I_D)$

parameter: V_{GS}



7 Typ. transfer characteristics

$I_D = f(V_{GS})$; $V_{DS} \geq 2 \times I_D \times R_{DS(on)max}$

parameter: t_p = 80 µs



8 Typ. forward transconductance

g_{fs} = f(I_D); T_j=25°C

parameter: g_{fs}



9 Drain-source on-state resistance

$R_{DS(on)} = f(T_j)$

parameter : I_D = 2.6 A, V_{GS} = 10 V



10 Typ. gate threshold voltage

$V_{GS(th)} = f(T_j)$

parameter: $V_{GS} = V_{DS}$



11 Typ. capacitances

$C = f(V_{DS})$

parameter: V_{GS}=0V, f=1 MHz



12 Forward character. of reverse diode

$I_F = f(V_{SD})$

parameter: T_j , tp = 80 µs



13 Typ. gate charge

$V_{GS} = f\ (Q_{Gate})$

parameter: I_D = 5.2 A pulsed



14 Drain-source breakdown voltage

$V_{(BR)DSS} = f\ (T_j)$

parameter: I_D=10 mA



Published by
Infineon Technologies AG,
Bereichs Kommunikation
St.-Martin-Strasse 53,
D-81541 München

Attention please!
Maximum soldering conditions: Maximum 3 times IR profile acc. to IPC 9501 (235°C +5/-0)
Jedec level 3
The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Reprensatives worldwide (see address list).

Warnings
Due to technical requirements components may contain dangerous substances.
For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.