


## HIGH CURRENT, HIGH SPEED, HIGH POWER TRANSISTOR


### DESCRIPTION

The BUR51 is a silicon multiepitaxial planar NPN transistor in modified Jedec TO-3 metal case, intended for use in switching and linear applications in military and industrial equipment.



TO-3

### INTERNAL SCHEMATIC DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CBO}$	Collector-base Voltage ( $I_E = 0$ )	300	V
$V_{CEO}$	Collector-emitter Voltage ( $I_B = 0$ )	200	V
$V_{EBO}$	Emitter-base Voltage ( $I_C = 0$ )	10	V
$I_C$	Collector Current	60	A
$I_{CM}$	Collector Peak Current ( $t_p = 10 \text{ ms}$ )	80	A
$I_B$	Base Current	16	A
$P_{tot}$	Total Power Dissipation at $T_{case} \leq 25^\circ\text{C}$	350	W
$T_{stg}$	Storage Temperature	-65 to 200	$^\circ\text{C}$
$T_j$	Junction Temperature	200	$^\circ\text{C}$

## THERMAL DATA


$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	0.5	$^{\circ}\text{C/W}$
------------------	----------------------------------	-----	-----	----------------------

ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^{\circ}\text{C}$  unless otherwise specified)


Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
$I_{CBO}$	Collector Cutoff Current ( $I_E = 0$ )	$V_{CB} = 300\text{ V}$				0.2 2	mA mA
$I_{CEO}$	Collector Cutoff Current ( $I_B = 0$ )	$V_{CE} = 200\text{ V}$				1	mA
$I_{EBO}$	Emitter Cutoff Current ( $I_C = 0$ )	$V_{EB} = 7\text{ V}$				0.2	$\mu\text{A}$
$V_{CEO(sus)}^*$	Collector-emitter Sustaining Voltage	$I_C = 200\text{ mA}$		200			V
$V_{EBO}$	Emitter-base Voltage ( $I_C = 0$ )	$I_E = 10\text{ mA}$		10			V
$V_{CE(sat)}^*$	Collector-emitter Saturation Voltage	$I_C = 30\text{ A}$ $I_C = 50\text{ A}$	$I_B = 2\text{ A}$ $I_B = 5\text{ A}$		0.9	1 1.5	V V
$V_{BE(sat)}^*$	Base-emitter Saturation Voltage	$I_C = 30\text{ A}$ $I_C = 50\text{ A}$	$I_B = 2\text{ A}$ $I_B = 5\text{ A}$		1.55	1.8 2	V V
$h_{FE}$ *	DC Current Gain	$I_C = 5\text{ A}$ $I_C = 50\text{ A}$	$V_{CE} = 4\text{ V}$ $V_{CE} = 4\text{ V}$	20 15		100	
$I_{s/b}$	Second Breakdown Collector Current	$V_{CE} = 20\text{ V}$	$t = 1\text{ s}$	17.5			A
$f_T$	Transition Frequency	$I_C = 1\text{ A}$	$V_{CE} = 5\text{ V}$	10	16		MHz
$t_{on}$	Turn-on Time (fig. 2)	$I_C = 50\text{ A}$ $V_{CC} = 100\text{ V}$	$I_{B1} = 5\text{ A}$		0.35	1	$\mu\text{s}$
$t_s$	Storage Time (fig. 2)	$I_C = 50\text{ A}$	$I_{B1} = 5\text{ A}$		0.9	2	$\mu\text{s}$
$t_f$	Fall Time (fig. 2)	$I_{B2} = -5\text{ A}$	$V_{CC} = 100\text{ V}$		0.24	0.6	$\mu\text{s}$
	Clamped $E_{s/b}$ Collector Current (fig. 1)	$V_{clamp} = 200\text{ V}$	$L = 500\text{ }\mu\text{H}$	50			A

\* Pulsed : pulse duration = 300 $\mu\text{s}$ , duty cycle < 2%.


## Safe Operating Areas.




## Derating Curves.




## Thermal Transient Response.




## DC Current Gain.




## Collector-emitter Saturation Voltage.




## Collector-emitter Saturation Voltage.




## Base-emitter Saturation Voltage.



## Saturated Switching Characteristics.



## Saturated Switching Characteristics.



## Collector-base Capacitance.







Figure 1 : Clamped Es/b Test Circuit.



## Transition Frequency.



## Clamped Reverse Bias Safe Operating Areas.

Figure 2 : Switching Times Test Circuit  
(resistive load).