

SLPS386 -SEPTEMBER 2012 www.ti.com

30-V, N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD17551Q3A

FEATURES

- Ultra Low Qg and Qgd
- **Low Thermal Resistance**
- **Avalanche Rated**
- Pb Free Terminal Plating
- **RoHS Compliant**
- **Halogen Free**
- SON 3.3-mm × 3.3-mm Plastic Package


APPLICATIONS


- Point of load Synchronous Buck in **Networking, Telecom and Computing Systems**
- **Optimized for Control FET Applications**

DESCRIPTION

The NexFET power MOSFET has been designed to minimize losses in power conversion applications.

Figure 1. Top View





PRODUCT SUMMARY

V_{DS}	Drain to Source Voltage	30	V	
Q_g	Gate Charge Total (4.5V)	6.0	nC	
Q_{gd}	Gate Charge Gate to Drain	1.5		nC
В	Drain to Source On Resistance	$V_{GS} = 4.5V$	9.6	mΩ
R _{DS(on)}	Drain to Source On Resistance	V _{GS} = 10V 7.8		mΩ
V _{GS(th)}	Threshold Voltage	1.6	V	

ORDERING INFORMATION


Device	Package	Media	Qty	Ship	
CSD17551Q3A	SON 3.3-mm x 3.3- mm Plastic Package	13-Inch Reel	2500	Tape and Reel	

ABSOLUTE MAXIMUM RATINGS

T _A = 2	5°C unless otherwise stated	VALUE	UNIT
V_{DS}	Drain to Source Voltage	30	٧
V_{GS}	Gate to Source Voltage	±20	٧
	Continuous Drain Current, T _C = 25°C	48	Α
I_D	Continuous Drain Current, Silicon Limitted	48	Α
	Continuous Drain Current, T _A = 25°C ⁽¹⁾	12	Α
I _{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	71	Α
P _D	Power Dissipation ⁽¹⁾	2.6	W
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse $I_D = 25A$, $L = 0.1 mH$, $R_G = 25\Omega$	31	mJ

- (1) Typical $R_{\theta JA} = 48^{\circ}C/W$ on a 1-inch² 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.
- (2) Pulse duration ≤300µs, duty cycle ≤2%

GATE CHARGE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLPS386 -SEPTEMBER 2012 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static C	haracteristics					
BV _{DSS}	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	30			V
I _{DSS}	Drain to Source Leakage Current	V _{GS} = 0V, V _{DS} = 24V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = 20V$			100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	1.1	1.6	2.1	V
	Drain to Source On Resistance	V _{GS} = 4.5V, I _D = 11A		9.6	11.8	mΩ
R _{DS(on)}	Drain to Source On Resistance	V _{GS} = 10V, I _D = 11A		7.8	9.0	mΩ
9 _{fs}	Transconductance	V _{DS} = 15V, I _D = 11A		101		S
Dynamic	c Characteristics					
C _{iss}	Input Capacitance			1050	1370	рF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$		244	317	рF
C _{rss}	Reverse Transfer Capacitance			24	31	pF
R _G	Series Gate Resistance			1.5	3.0	Ω
Qg	Gate Charge Total (4.5V)			6.0	7.8	nC
Q _{gd}	Gate Charge Gate to Drain	V 45V L 44A		1.5		nC
Q _{gs}	Gate Charge Gate to Source	$V_{DS} = 15V, I_{D} = 11A$		2.3		nC
Q _{g(th)}	Gate Charge at Vth			1.4		nC
Q _{oss}	Output Charge	V _{DS} = 15V, V _{GS} = 0V		7.4		nC
t _{d(on)}	Turn On Delay Time			8.0		ns
t _r	Rise Time	V _{DS} = 15V, V _{GS} = 4.5V,		24		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 11A$, $R_G = 2\Omega$		12		ns
t _f	Fall Time			3.4		ns
Diode C	haracteristics				·	
V_{SD}	Diode Forward Voltage	I _{SD} = 11A, V _{GS} = 0V		0.8	1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 13.5V, I _F = 11A,		13		nC
t _{rr}	Reverse Recovery Time	di/dt = 300A/μs		14		ns
		•				

THERMAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case ⁽¹⁾			3.9	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient ⁽¹⁾⁽²⁾			60	°C/W

 $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.


Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com SLPS386 -SEPTEMBER 2012



Max $R_{\theta JA} = 60^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 144^{\circ} C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

TYPICAL MOSFET CHARACTERISTICS

(T_A = 25°C unless otherwise stated)




Figure 2. Transient Thermal Impedance

Product Folder Links: CSD17551Q3A

SLPS386 - SEPTEMBER 2012 www.ti.com

TEXAS INSTRUMENTS

TYPICAL MOSFET CHARACTERISTICS (continued)

$(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 3. Saturation Characteristics




Figure 4. Transfer Characteristics




Figure 5. Gate Charge




Figure 6. Capacitance




Figure 7. Threshold Voltage vs. Temperature




Figure 8. On-State Resistance vs. Gate-to-Source Voltage

www.ti.com SLPS386 -SEPTEMBER 2012

TYPICAL MOSFET CHARACTERISTICS (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 9. Normalized On-State Resistance vs. Temperature




Figure 10. Typical Diode Forward Voltage




Figure 11. Maximum Safe Operating Area




Figure 12. Single Pulse Unclamped Inductive Switching




Figure 13. Maximum Drain Current vs. Temperature


Product Folder Links: CSD17551Q3A

Copyright © 2012, Texas Instruments Incorporated



MECHANICAL DATA


Q3A Package Dimensions



Bottom View


www.ti.com SLPS386 -SEPTEMBER 2012

Q3A Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

Q3A Recommended Stencil Pattern




Copyright © 2012, Texas Instruments Incorporated

SLPS386 - SEPTEMBER 2012 www.ti.com

TEXAS INSTRUMENTS

Q3A Tape and Reel Information



Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness: 0.30 ± 0.05 mm
- 6. MSL1 260°C (IR and convection) PbF reflow compatible

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

28-Sep-2012

PACKAGING INFORMATION

Orderable Device	e Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
CSD17551Q3A	ACTIVE	VSON	DNH	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Nov-2012

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17551Q3A	VSON	DNH	8	2500	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1

www.ti.com 29-Nov-2012



*All dimensions are nominal

ĺ	Device	Pevice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	CSD17551Q3A	VSON	DNH	8	2500	340.0	340.0	38.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>