

June 2010

FDB045AN08A0_F085

N-Channel PowerTrench[®] MOSFET 75V, 80A, $4.5m\Omega$

Features


- $r_{DS(ON)} = 3.9 \text{m}\Omega$ (Typ.), $V_{GS} = 10 \text{V}$, $I_D = 80 \text{A}$
- Q_a(tot) = 92nC (Typ.), V_{GS} = 10V
- Low Miller Charge
- Low Q_{RR} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101
- · RoHS Compliant

Formerly developmental type 82684



Applications

- 42V Automotive Load Control
- · Starter / Alternator Systems
- · Electronic Power Steering Systems
- · Electronic Valve Train Systems
- DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
- · Primary Switch for 24V and 48V systems





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{\rm DSS}$	Drain to Source Voltage	75	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current Continuous ($T_C < 137^{\circ}C$, $V_{GS} = 10V$) Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 43^{\circ}C/W$)	90	A
E _{AS}	Pulsed Single Pulse Avalanche Energy (Note 1)	Figure 4 600	A mJ
	Power dissipation	310	W
P_{D}	Derate above 25°C	2.0	W/°C
T_J , T_{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-263	0.48	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263 (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in ² copper pad area	43	°C/W

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.

All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB045AN08A0	FDB045AN08A0_F085	TO-263AB	330mm	24mm	800 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Parameter		onditions	Min	Тур	Max	Units
acteristics						
Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_C$	_{GS} = 0V	75	-	-	V
Zoro Cato Voltago Drain Current	$V_{DS} = 60V$		-	-	1	^
Zelo Gale Voltage Diaili Culterii	$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-		250	μΑ
Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
	acteristics Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current				acteristics	acteristics

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	-	4	V
r _{DS(ON)}		$I_D = 80A, V_{GS} = 10V$	-	0.0039	0.0045	
		$I_D = 37A, V_{GS} = 6V$	-	0.0056	0.0084	
		$I_D = 80A, V_{GS} = 10V,$ $T_J = 175^{\circ}C$	-	0.008	0.011	

Dynamic Characteristics

C _{ISS}	Input Capacitance	V 05V V 0V	-	6600	-	pF
C _{OSS}	Output Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz	-	1000	-	pF
C _{RSS}	Reverse Transfer Capacitance	1 - 1101112	-	240	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V		92	138	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 40V$	-	11	17	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 80A	-	27	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	$I_g = 1.0 \text{mA}$	-	16	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	21	-	nC

Switching Characteristics (V_{GS} = 10V)


t _{ON}	Turn-On Time		-	-	160	ns
t _{d(ON)}	Turn-On Delay Time		-	18	-	ns
t _r	Rise Time	$V_{DD} = 40V, I_D = 80A$	-	88	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 3.3\Omega$	-	40	-	ns
t _f	Fall Time		-	45	-	ns
t _{OFF}	Turn-Off Time		-	-	128	ns

Drain-Source Diode Characteristics

V _{SD}	Source to Drain Diode Voltage	I _{SD} = 80A	-	-	1.25	V
		I _{SD} = 40A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	53	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	54	nC

Notes: 1: Starting $T_J = 25^{\circ}C$, L = 0.48mH, $I_{AS} = 50$ A. 2: Pulse Width = 100s








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability






 $\begin{array}{c} \text{500} \\ \text{If R} = 0 \\ \text{t}_{AV} = (\text{L}/\text{R})/\text{I}(1.3^*\text{RATED BV}_{DSS} - \text{V}_{DD}) \\ \text{If R} \neq 0 \\ \text{t}_{AV} = (\text{L}/\text{R})/\text{I}(1.3^*\text{RATED BV}_{DSS} - \text{V}_{DD}) + 1] \\ \text{STARTING T}_{J} = 25^{\circ}\text{C} \\ \text{STARTING T}_{J} = 150^{\circ}\text{C} \\ \text{STARTING T}_{J} = 150^{\circ}\text$

Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Typical Characteristics $T_C = 25$ °C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs

10000

1000

100

C, CAPACITANCE (pF)




Figure 13. Capacitance vs Drain to Source Voltage

V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

 $V_{GS} = 0V, f = 1MHz$




Figure 12. Normalized Drain to Source **Breakdown Voltage vs Junction Temperature**




Figure 14. Gate Charge Waveforms for Constant **Gate Currents**

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta, JA}}$$
 (EQ. 1)

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeter Squared





Figure 21. Thermal Resistance vs Mounting
Pad Area



FDB045AN08A0_F085 Rev. A www.fairchildsemi.com

Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank

Wheatley.

SABER Electrical Model REV March 2002 template FDB045AN08A0 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl = 2.4e-11, n1 = 1.04, rs = 1.76e-3, trs1 = 2.7e-3, trs2 = 2e-7, xti = 3.9, cjo = 4.35e-9, tt = 1e-8, m = 5.4e-1) dp., model dbreakmod = (rs = 1.5e-1, trs1 = 1e-3, trs2 = -8.9e-6)dp..model dplcapmod = (cjo = 1.35e-9, isl =10e-30, nl =10, m = 0.53) m..model mmedmod = $(type=_n, vto = 3.7, kp = 9, is =1e-30, tox=1)$ m..model mstrongmod = (type=_n, vto = 4.4, kp = 250, is = 1e-30, tox = 1) m..model mweakmod = (type= n, vto = 3.05, kp = 0.03, is = 1e-30, tox = 1, rs=0.1) sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -4.0, voff = -1.5) sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -1.5, voff = -4.0) sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.0, voff = 0.5) sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.0) LDRAIN DPLCAP DRAIN 10 c.ca n12 n8 = 1.5e-9RLDRAIN c.cb n15 n14 = 1.5e-9 RSLC1 c.cin n6 n8 = 6.4e-9RSLC2 ISCI dp.dbody n7 n5 = model=dbodymod dp.dbreak n5 n11 = model=dbreakmod DBREAK 3 50 dp.dplcap n10 n5 = model=dplcapmod RDRAIN 8 ESG 11 i.it n8 n17 = 1DBODY **EVTHRES** (<u>19</u>) MWEAK **LGATE EVTEMP** I.ldrain n2 n5 = 1e-9RGATE 18 22 I.lgate n1 n9 = 4.81e-9**EBREAK ←**MMED 20 I.Isource n3 n7 = 4.63e-9MSTRO RLGATE **LSOURCE** m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u CIN SOURCE m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u **RSOURCE** RLSOURCE S1A res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = -9e-7 RBREAK <u>13</u> 8 res.rdrain n50 n16 = 9e-4, tc1 = 1.9e-2, tc2 = 4e-517 res.rgate n9 n20 = 1.36 **₹**RVTEMP S₁B o S2B res.rldrain n2 n5 = 10 СВ 19 res.rlgate n1 n9 = 48.1CA IT 14 res.rlsource n3 n7 = 46.3 VBAT res.rslc1 n5 n51= 1e-6, tc1 = 1e-3, tc2 =1e-5 8 EGS res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 2.3e-3. tc1 = 1e-3. tc2 =1e-6 res.rvtemp n18 n19 = 1, tc1 = -2.4e-3, tc2 = 1e-6 **RVTHRES** res.rvthres n22 n8 = 1, tc1 = -6e-3, tc2 = -1.9e-5 spe.ebreak n11 n7 n17 n18 = 82.3 $^{.}$ spe.eds n14 n8 n5 n8 = 1 spe.eqs n13 n8 n6 n8 = 1spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i(n51->n50) +=iscliscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/250))**10))


SPICE Thermal Model REV 23 March 2002 FDB045AN08A0T

CTHERM2 6 5 3e-2 CTHERM3 5 4 1.4e-2 CTHERM4 4 3 1.65e-2 CTHERM5 3 2 4.85e-2 CTHERM6 2 tl 1e-1 RTHERM1 th 6 3.24e-3 RTHERM2 6 5 8.08e-3 RTHERM3 5 4 2.28e-2 RTHERM4 4 3 1e-1 RTHERM5 3 2 1.1e-1 RTHERM5 2 tl 1.4e-1

CTHERM1 th 6 6.45e-3

SABER Thermal Model

SABER thermal model FDB045AN08A0T template thermal_model th tl thermal_c th, tl { thermal_c th, tl = 6.45e-3 ctherm.ctherm1 th = 6.45e-3 ctherm.ctherm2 = 6.5e-2 ctherm.ctherm3 = 5.4e-2 ctherm.ctherm4 = 6.48e-2 ctherm.ctherm5 = 6.48e-2 ctherm.ctherm5 = 6.48e-2 ctherm.ctherm6 = 6.48e-2 ctherm.ctherm6 = 6.48e-2 ctherm.ctherm6 = 6.48e-2 ctherm.ctherm6 = 6.48e-2 ctherm.rtherm1 th = 6.48e-2 ctherm.rtherm2 = 6.58e-3 rtherm.rtherm3 = 6.48e-2 ctherm.rtherm4 = 6.48e-2 ctherm.rtherm4 = 6.48e-2 ctherm.rtherm3 = 6.48e-2 ctherm.rtherm4 = 6.48e-2 ctherm.rtherm3 = 6.48e-2 ctherm.rtherm3 = 6.48e-2 ctherm.rtherm3 = 6.48e-2 ctherm.rtherm5 = 6.48e-2 ctherm.rtherm6 = 6.45e-3 ctherm.rtherm6 = 6.45e-3 ctherm.rtherm6 = 6.45e-3 ctherm3 = 6.48e-2 ctherm.rtherm6 = 6.45e-3 ctherm3 = 6.48e-2 ctherm.rtherm6 = 6.45e-3 ctherm3 = 6.48e-2 ctherm.rtherm3 = 6.48e-2 ctherm3 = 6.48e-2 c







SYSTEM ®*
GENERAL

bwer

franchise

TinyBoost™

TinyBuck™ TinyCalc™

TinyLogic[®]

TINYOPTO™

TinyPower™

TinyPWM™

TinyWire™

μSerDes™

TriFault Detect™

TRUECURRENT™*

The Power Franchise®

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{\mathsf{TM}}} & & \mathsf{F-PFS^{\mathsf{TM}}} \\ \mathsf{Auto-SPM^{\mathsf{TM}}} & & \mathsf{FRFET}^{\otimes} \\ \end{array}$

Build it Now™ Global Power Resource SM
CorePLUS™ Green FPS™

CorePOWER™ Green FPS™ e-Series™

 CROSSVOLT™
 Gmax™

 CTL™
 GTO™

 Current Transfer Logic™
 IntelliMAX™

 DEUXPEED®
 ISOPLANAR™

DEUXPEED® ISOPLANAR™

Dual Cool™ MegaBuck™

EcoSPARK® MICROCOUPLER™

EfficientMax™ MicroFET™

ESBC™ MicroPak™

MicroPak™

MicroPak™

MicroPak™

MicroPak™

MilerDrive™

MotionMax™

Motion-SPM™

OptoHiT™

OPTOLOGIC

FAST®

MicroPak™

MicroPak™

MicroPak™

MicroPak™

Motion-SPM™

OptoHiT™

OPTOLOGIC

OPT

FastvCore™ FETBench™ FlashWriter®*

FlashWriter PDP SPMTM

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFĔT[®]
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

SPM®
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-4
SuperSOT™-8
SuperMOS™
SyncFET™
Sync-Lock™

DT™-6
DT™-8
DS™
UHC®
DS™
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

OPTOPLANAR®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I48