

December 2010

FDD850N10L N-Channel PowerTrench[®] MOSFET 100V, 15.7A, 75mΩ

Features

- $R_{DS(on)} = 61m\Omega$ (Typ.) @ $V_{GS} = 10V$, $I_D = 12A$
- $R_{DS(on)} = 64m\Omega$ (Typ.) @ $V_{GS} = 5V$, $I_D = 12A$
- Low Gate Charge (Typ. 22.2nC)
- Low C_{rss} (Typ. 42pF)
- Fast Switching
- 100% Avalanche Tested
- Improve dv/dt Capability
- RoHS Compliant


Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advance PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

Application

• DC to DC Converters / Synchronous Rectification






MOSFET Maximum Ratings T_C = 25°C unless otherwise noted*


Symbol		Rating	Units		
V _{DSS}	Drain to Source Voltage		100	V	
V _{GSS}	Gate to Source Voltage	±20	V		
1	Drain Current	- Continuous ($T_C = 25^{\circ}C$)		15.7	•
D	Drain Current	- Continuous (T _C = 100 ^o C)		11.1	Α
I _{DM}	Drain Current	- Pulsed	63	Α	
E _{AS}	Single Pulsed Avalanche En	(Note 2)	41	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P	Dower Discinction	$(T_{C} = 25^{\circ}C)$		50	W
P _D	Power Dissipation	- Derate above 25°C		0.33	W/ºC
T _J , T _{STG}	Operating and Storage Temp	-55 to +175	°C		
TL	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			300	°C

Thermal Characteristics


Symbol	Parameter	Min.	Max.	Units
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	-	3.0	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient		87	°C/VV

Device Ma	arking	Device	Package	•	Reel Size	e Tap	e Width		Quantit	у
			D-PAK		380mm	1	6mm 2500			-
Electrica	I Char	acteristics T _c =	25ºC unless o	therwise i	noted			U		
Symbol		Parameter		Test Conditions			Min.	Тур.	Max.	Units
Off Charac	teristic	S								
BV _{DSS}	Drain to	to Source Breakdown Voltage		$I_{D} = 250 \mu A, V_{GS} = 0 V$			100	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakd Coeffic	own Voltage Temperature		$I_D = 250 \mu A$, Referenced to $25^{\circ}C$			-	0.1	-	V/ºC
I _{DSS}	Zero Gate Voltage Drain Current			$V_{DS} = 80V, V_{GS} = 0V$			-	-	1	μA
.022				$V_{DS} = 80V, T_{C} = 150^{\circ}C$			-	-	500	μΛ
I _{GSS}	Gate to Body Leakage Current			$V_{GS} = \pm 20V, V_{DS} = 0V$			-	-	±100	nA
On Charac	teristic	S								
V _{GS(th)}	Gate T	Gate Threshold Voltage		$V_{GS} = V_{DS}, I_D = 250 \mu A$			1.0	-	2.5	V
Rpc(an)	R _{DS(on)} Static Drain to Source On Resistance		istance		V, I _D = 12A		-	61	75	mΩ
11DS(on)				$V_{GS} = 5V, I_{D} = 12A$			-	64	96	mΩ
9 _{FS}	Forwar	d Transconductance		$V_{DS} = 10^{\circ}$	V, I _D = 15.7A	(Note 4)	-	31	-	S
Dynamic C	haract	eristics								
C _{iss}	Input C	apacitance		V 25V V 0V		-	1100	1465	pF	
C _{oss}	Output	Capacitance		V _{DS} = 25V, V _{GS} = 0V f = 1MHz			-	80	105	pF
C _{rss}	Revers	e Transfer Capacitance				-	42	-	pF	
Q _{g(tot)}	Total G	ate Charge at 10V		$V_{GS} = 10V V_{GS} = 5V V_{DS} = 80V I_{D} = 15.7A$		-	22.2	28.9	nC	
Q _{g(tot)}	Total G	ate Charge at 5V				-	12.3	16.0	nC	
Q _{gs}	Gate to	Source Gate Charge				-	3.0	-	nC	
Q _{gd}	Gate to	Drain "Miller" Charge					-	5.7	-	nC
Switching	Charac	teristics								
t _{d(on)}	Turn-O	n Delay Time					-	17	44	ns
t _r	Turn-O	n Rise Time		$V_{DD} = 50V, I_D = 15.7A$ $V_{GS} = 5V, R_{GEN} = 4.7\Omega$ (Note 4, 5)		-	21	52	ns	
t _{d(off)}	Turn-O	ff Delay Time				-	27	64	ns	
t _f	Turn-O	ff Fall Time				-	8	26	ns	
ESR	Equival	ent Series Resistance (G-S)			-	1.75	-	Ω	
Drain-Sou	rce Dio	de Characteristics	S							
I _S	Maximum Continuous Drain to Source Dio			de Forward Current			-	-	15.7	Α
I _{SM}		Maximum Pulsed Drain to Source Diode F					-	-	63	Α
V _{SD}		Source Diode Forward		$V_{GS} = 0V, I_{SD} = 12A$		-	-	1.3	V	
t _{rr}		e Recovery Time		$V_{GS} = 0V, V_{DS} = 80V, I_{SD} = 15.7A$		-	38	-	ns	
Q _{rr}	Reverse	e Recovery Charge		$dI_F/dt = 1$	00A/µs	(Note 4)	-	50	-	nC
2. L = 1mH, I _{AS} = 3. I _{SD} ≤ 15.7A, di/o	9.1A, R _G = 2 dt ≤ 200A/µs	th limited by maximum junction 5Ω , Starting T _J = 25°C , V _{DD} \leq BV _{DSS} , Starting T _J = 25 0µs, Dual Cycle \leq 2%								













Resistive Switching Test Circuit & Waveforms






Unclamped Inductive Switching Test Circuit & Waveforms






FDD850N10L N-Channel PowerTrench[®] MOSFET









Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev. 151