FAIRCHILD SEMICONDUCTOR

FDMS8090 PowerTrench[®] Power Stage 100 V Symmetric Dual N-Channel MOSFET

Features

- Max $r_{DS(on)}$ = 13 m Ω at V_{GS} = 10 V, I_D = 10 A
- Max $r_{DS(on)} = 20 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 8 \text{ A}$
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- 100% UIL tested
- RoHS Compliant




General Description

This device includes two fast switching (Qgd minimized) 100V N-Channel MOSFETs in a dual Power 56 (5 mm X 6 mm MLP) package. The package is enhanced for exceptional thermal performance.

Applications

- Bridge Topologies
- Synchronous Rectifier Pair
- Motor Drives



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			100	V	
V _{GS}	Gate to Source Voltage			±20	V	
ID	Drain Current -Continuous	T _C = 25 °C		40		
	-Continuous	T _A = 25 °C	(Note 1a)	10	Α	
	-Pulsed		(Note 4)	120		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	253	mJ	
P _D	Power Dissipation	T _C = 25 °C		59		
	Power Dissipation	T _A = 25 °C	(Note 1a)	2.2		
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C	

Thermal Characteristics

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	2.1	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1a	55	C/vv

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8090	FDMS8090	Power 56	13 "	12 mm	3000 units


September 2012

	Test Conditions	Min	Тур	Max	Units	
cteristics						
Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	100			V	
Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		70		mV/°C	
Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μA	
Gate to Source Leakage Current	$V_{GS} = \pm 20 V, V_{DS} = 0 V$			±100	nA	
cteristics						
	$V_{GS} = V_{DS}$, $I_{D} = 250 \ \mu A$	2.0	3.0	4.0	V	
Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-10		mV/°C	
	V _{GS} = 10 V, I _D = 10 A		11	13	-	
Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, I_D = 8 \text{ A}$		15	20	mΩ	
	V _{GS} = 10 V, I _D = 10 A, T _J = 125 °C		18	20	20	
Forward Transconductance	V _{DS} = 10 V, I _D = 10 A		24		S	
Characteristics						
			1285	1800	pF	
	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$		301	400	pF	
	f = 1 MHz		16	28	pF	
Gate Resistance		0.1	1.7	3.5	Ω	
Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DD} = 50 \text{ V, } I_D = 10 \text{ A,}$ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$		10.6 4.6 17.4	21 10 31	ns ns ns	
Fall Time			4	10	ns	
			4.0			
Total Gate Charge	$V_{GS} = 0$ V to 10 V		19	27	nC	
Total Gate Charge Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$ $V_{GS} = 0 V \text{ to } 5 V$ $V_{DD} = 50 V,$		19 10	27 15	nC nC	
	$V_{GS} = 0 V \text{ to } 10 V$ $V_{GS} = 0 V \text{ to } 5 V$ $V_{DD} = 50 V,$ $I_{D} = 10 A$					
Total Gate Charge	$V_{GS} = 0 V \text{ to } 5 V V_{DD} = 50 V,$		10		nC	
Total Gate ChargeGate to Source ChargeGate to Drain "Miller" Charge	$V_{GS} = 0 V \text{ to } 5 V V_{DD} = 50 V,$		10 6.1		nC nC	
Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 0 V \text{ to } 5 V$ $V_{DD} = 50 V,$ $I_D = 10 A$		10 6.1		nC nC nC	
Total Gate ChargeGate to Source ChargeGate to Drain "Miller" Charge	$V_{GS} = 0 \ V \ to 5 \ V$ $I_D = 50 \ V,$ $I_D = 10 \ A$ $V_{GS} = 0 \ V, \ I_S = 2 \ A$ (Note 2)		10 6.1 4.1	15	nC nC	
Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 0 V to 5 V V_{DD} = 50 V,$ $I_{D} = 10 A$ $V_{GS} = 0 V, I_{S} = 2 A $ (Note 2)		10 6.1 4.1 0.7	15	nC nC nC	
	Gate to Source Leakage Current cteristics Gate to Source Threshold Voltage Gate to Source Threshold Voltage Temperature Coefficient Static Drain to Source On Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Gate Resistance Characteristics Input Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time	Gate to Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ cteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250 \mu \text{A}$ Gate to Source Threshold Voltage $I_D = 250 \mu \text{A}$, referenced to 25 °CGate to Source On Resistance $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ Static Drain to Source On Resistance $V_{GS} = 6 \text{ V}, I_D = 8 \text{ A}$ V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125 °CForward Transconductance $V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}$ CharacteristicsInput CapacitanceOutput Capacitance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ Gate ResistanceCharacteristicsTurn-On Delay TimeRise Time $V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}, f = $	Gate to Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ cteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250 \mu \text{A}$ 2.0Gate to Source Threshold Voltage Temperature Coefficient $I_D = 250 \mu \text{A}, \text{ referenced to } 25 ^{\circ}\text{C}$ 2.0Static Drain to Source On Resistance $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 6 \text{ V}, I_D = 8 \text{ A}$ 2.0Forward Transconductance $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125 ^{\circ}\text{C}$ 2.0Forward Transconductance $V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125 ^{\circ}\text{C}$ 2.0Input Capacitance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ 2.0Gate Resistance0.10.1CharacteristicsTurn-On Delay Time $V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}, T_J = 10 \text{ A}, T_J = 10 \text{ A}, T_J = 10 \text{ A}$	Gate to Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ cteristicsGate to Source Threshold Voltage Temperature Coefficient $V_{GS} = V_{DS}, I_D = 250 \ \mu\text{A}$ 2.03.0I_D = 250 \ \mu\text{A}, referenced to 25 °C-10Static Drain to Source On Resistance $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ 11V_{GS} = 10 V, I_D = 10 \text{ A}, T_J = 125 °C18Forward Transconductance $V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}$ 24CharacteristicsInput Capacitance Output Capacitance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, I_D = 10 \text{ A}$ 1285Output Capacitance Gate Resistance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, I_D = 16 \text{ A}$ 16Gate Resistance0.11.71.7CharacteristicsTurn-On Delay Time Rise Time $V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}, I_$	Gate to Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ ± 100 cteristics	

2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.


3. E_{AS} of 253 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 13 A, V_{DD} = 100 V, V_{GS} = 10 V. 100% test at L = 0.3 mH, I_{AS} = 29 A.

4. Pulsed Id limited by junction temperature,td<=10uS. Please refer to SOA curve for more details.




www.fairchildsemi.com

FDMS8090 PowerTrench[®] Power Stage




©2012 Fairchild Semiconductor Corporation FDMS8090 Rev.C

4



FDMS8090 PowerTrench[®] Power Stage

FDMS8090 PowerTrench[®] Power Stage





SEMICONDUCTOR

FDMS8090 PowerTrench[®] Power Stage

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

PowerTrench[®]

PowerXS™

2Cool™ AccuPower™ AX-CAP™* BitSiC[®] Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK[®] EfficentMax™ ESBC™ R

+ Fairchild® Fairchild Semiconductor® FACT Quiet Series[™] FACT® FAST® FastvCore™ **FETBench**[™] FlashWriter[®] * **FPS**^{TN}

Global Power ResourceSM Green Bridge™ Green FPS[™] Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptoHiT™ **OPTOLOGIC® OPTOPLANAR[®]** R

F-PFS™

FRFET®

Programmable Active Droop™ QFET[®] QS™ Quiet Series™ RapidConfigure™ тм Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM® STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™ Sync-Lock™

SYSTEM ®*

GENERAL

bwer p franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT[®]* <u>uSerD</u>es™ UHC® Ultra FRFET™

The Power Franchise[®]

UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 161