# **FAIRCHILD**

**FDMS86103L** N-Channel PowerTrench<sup>®</sup> MOSFET 100 V, 49 A, 8 m $\Omega$ 

## Features

- Max  $r_{DS(on)} = 8 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Max  $r_{DS(on)}$  = 11 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 10 A
- Advanced Package and Silicon combination for low r<sub>DS(on)</sub> and high efficiency
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant





## **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench<sup>®</sup> process thant has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

## Application

DC-DC Conversion





Power 56

## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			100	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
ID	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		49		
	-Continuous (Silicon limited)	T <sub>C</sub> = 25 °C		81		
	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	12	A	
	-Pulsed			100		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	312	mJ	
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C		104	14/	
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.5		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	

## **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient (Not	te 1a) 50	C/W

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS86103L	FDMS86103L	Power 56	13 "	12 mm	3000 units


December 2010

eristics rain to Source Breakdown Voltage reakdown Voltage Temperature oefficient	Ł		Тур	Max	Units
rain to Source Breakdown Voltage reakdown Voltage Temperature					
reakdown Voltage Temperature	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	100			V
	$I_D = 250 \ \mu$ A, referenced to 25 °C		68		mV/°C
ero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μA
ate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
eristics					
	Vcs = Vps. lp = 250 µA	1.0	1.9	3.0	V
ate to Source Threshold Voltage	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		-7	0.0	mV/°C
	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A		6.4	8	
tatic Drain to Source On Resistance			8.4	11	mΩ
	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 12 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$		10.6	14	-
orward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 12 \text{ A}$		59		S
aractoristics			1	I.	
			2790	3710	pF
	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V,				pF
· · ·	f = 1 MHz				pF
· · · · · · · · · · · · · · · · · · ·					ρ. Ω
haraotariatian					I
			10	22	20
,					ns ns
					ns
					ns
	$V_{CC} = 0 V \text{ to } 10 V$		-		nC
			23	32	nC
-	$I_{\rm D} = 12 \text{ A}$		7.5	-	nC
ate to Drain "Miller" Charge			7		nC
e Diode Characteristics					
	$V_{GS} = 0 V, I_S = 2 A$ (Note 2)		0.70	1.2	
ource to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 12 A$ (Note 2)		0.78	1.3	V
everse Recovery Time	1 - 12 A di/dt - 100 A/up		57	90	ns
everse Recovery Charge	$F = 12 \text{ A}, \text{ di/dl} = 100 \text{ A/}\mu\text{s}$		68	108	nC
	ate to Source Threshold Voltage ate to Source Threshold Voltage emperature Coefficient atic Drain to Source On Resistance orward Transconductance aracteristics put Capacitance utput Capacitance everse Transfer Capacitance ate Resistance haracteristics urn-On Delay Time ise Time urn-Off Delay Time all Time otal Gate Charge otal Gate Charge ate to Source Charge ate to Drain "Miller" Charge e Diode Characteristics ource to Drain Diode Forward Voltage everse Recovery Time	ate to Source Threshold Voltage ate to Source Threshold Voltage emperature Coefficient $V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$ $I_D = 250 \ \mu A$ , referenced to 25 °Cate to Source On Resistance $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ , $T_J = 125 \ °C$ orward Transconductance $V_{DS} = 50 \ V$ , $I_D = 12 \ A$ $V_{DS} = 50 \ V$ , $V_{GS} = 0 \ V$ , $f = 1 \ MHz$ aracteristics uput Capacitance everse Transfer Capacitance ate Resistance $V_{DS} = 50 \ V$ , $V_{GS} = 0 \ V$ , $f = 1 \ MHz$ haracteristics urn-On Delay Time all Time ate to Source Charge ate to Source Charge $V_{GS} = 0 \ V \ to 10 \ V$ $V_{GS} = 0 \ V \ to 5 \ V$ $I_D = 12 \ A$ e Diode Characteristics purce to Drain Diode Forward Voltage $V_{GS} = 0 \ V$ , $I_S = 2 \ A$ $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ $V_{DD} = 50 \ V$ , $I_S = 12 \ A$ $V_{DD} = 50 \ V$ , $I_D = 12 \ A$	ate to Source Threshold Voltage ate to Source Threshold Voltage mperature Coefficient $V_{GS} = V_{DS}, I_D = 250 \ \mu\text{A}$ 1.0 $I_D = 250 \ \mu\text{A}$ , referenced to $25 \ ^{\circ}\text{C}$ $I_D = 250 \ \mu\text{A}$ , referenced to $25 \ ^{\circ}\text{C}$ $V_{GS} = 10 \ V, I_D = 12 \ \text{A}$ atic Drain to Source On Resistance $V_{GS} = 10 \ V, I_D = 12 \ \text{A}$ $V_{GS} = 10 \ V, I_D = 12 \ \text{A}$ put Capacitance $V_{DS} = 5 \ V, I_D = 12 \ \text{A}$ $V_{DS} = 50 \ V, V_{GS} = 0 \ V, I_D = 12 \ \text{A}$ put Capacitance $V_{DS} = 50 \ V, V_{GS} = 0 \ V, I_D = 12 \ \text{A}$ $I_D = 12 \ \text{A}$ everse Transfer Capacitance $V_{DS} = 50 \ V, V_{GS} = 0 \ V, I_D = 12 \ \text{A}$ $I_D = 12 \ \text{A}$ urn-On Delay Time $V_{CS} = 10 \ V, I_D = 12 \ \text{A}$ $I_D = 12 \ \text{A}$ ise Time $V_{DS} = 50 \ V, I_D = 12 \ \text{A}$ $I_D = 12 \ \text{A}$ urn-On Delay Time $V_{CS} = 10 \ V, I_D = 12 \ \text{A}$ $I_D = 12 \ \text{A}$ atl Gate Charge $V_{GS} = 0 \ V \ to 10 \ V$ $V_{DD} = 50 \ V, I_D = 12 \ \text{A}$ atl Gate Charge $V_{GS} = 0 \ V \ to 5 \ V$ $V_{DD} = 50 \ V, I_D = 12 \ \text{A}$ ate to Drain "Miller" Charge $V_{GS} = 0 \ V \ to 5 \ V$ $V_{DD} = 50 \ V, I_D = 12 \ \text{A}$ e Diode Characteristics $V_{GS} = 0 \ V \ to 5 \ V$ $V_{DD} = 50 \ V, I_D = 12 \ \text{A}$ ource to Drain Diode Forward Voltage $V_{GS} = 0 \ V, I_S = 12 \ \text{A}$ (Note 2)everse Recovery Time $I_C = 12 \ \text{A}$ (Note 2)	ate to Source Threshold Voltage ate to Source Threshold Voltage emperature Coefficient $V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$ 1.01.9 $I_D = 250 \ \mu A$ , referenced to $25 \ ^{\circ}$ C-7 $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ 6.4value Drain to Source On Resistance $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ 6.4 $V_{GS} = 10 \ V$ , $I_D = 12 \ A$ , $T_J = 125 \ ^{\circ}$ C10.6prward Transconductance $V_{DS} = 5 \ V$ , $I_D = 12 \ A$ 59aracteristics $V_{DS} = 5 \ V$ , $I_D = 12 \ A$ 2790put Capacitance everse Transfer Capacitance $V_{DS} = 50 \ V$ , $V_{GS} = 0 \ V$ , $f = 1 \ MHz$ 2790ate Resistance $V_{DS} = 50 \ V$ , $V_{GS} = 0 \ V$ , $f = 1 \ MHz$ 22ate Resistance1.31.3haracteristics $V_{DD} = 50 \ V$ , $I_D = 12 \ A$ , $V_{CS} = 10 \ V$ , $I_D = 12 \ A$ 7.2urn-On Delay Time ise Time $V_{GS} = 0 \ V$ to $10 \ V$ $V_{GS} = 0 \ V$ to $10 \ V$ $V_{DD} = 50 \ V$ , $I_D = 12 \ A$ 23ate to Source Charge ate to Source Charge $V_{GS} = 0 \ V \ to 5 \ V$ $I_D = 12 \ A$ 7.5ate to Drain Time $V_{GS} = 0 \ V$ , $I_S = 2 \ A$ $V_{CS} = 0 \ V$ , $I_S = 12 \ A$ 0.70 $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.70 $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.70 $V_{GS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.78 $V_{CS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.78 $V_{SS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.78 $V_{SS} = 0 \ V$ , $I_S = 12 \ A$ (Note 2)0.78 $V_{SS}$	ate to Source Threshold Voltage $V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$ 1.0   1.9   3.0     ate to Source Threshold Voltage $I_D = 250 \ \mu A$ , referenced to 25 °C   -7   -7     atic Drain to Source On Resistance $V_{GS} = 10 \ V, I_D = 12 \ A$ 6.4   8     vGS = 10  I_D = 12 \ A   0.4   8.4   11     vGS = 10  I_D = 12 \ A   0.4   8.4   11     vGS = 10  I_D = 12 \ A   0.6   1.4     vGS = 10  I_D = 12 \ A   59   10.6   14     orward Transconductance   V_{DS} = 5 \ V, I_D = 12 \ A   59   59     aracteristics   1.3   2790   3710     utput Capacitance   V_{DS} = 50 \ V, V_{GS} = 0 \ V, f = 1 \ A \ D_S = 50 \ V, I_D = 12 \ A, V_{CS} = 10 \ V, R_{GEN} = 6 \ \Omega   13   23     haracteristics   y_D = 50 \ V, I_D = 12 \ A, V_{CS} = 10 \ V, R_{GEN} = 6 \ \Omega   35   57     all Time   V_{GS} = 0 \ V to 10 \ V_{CS} = 10 \ V, R_{GEN} = 6 \ \Omega   43   60     tal Gate Charge   V_{GS} = 0 \ V to 5 \ V_{D} = 12 \ A, V_{DD} = 50 \ V, I_D = 12 \ A = 10 \ A =

©2010 Fairchild Semiconductor Corporation FDMS86103L Rev. C


www.fairchildsemi.com

FDMS86103L N-Channel Power Trench<sup>®</sup> MOSFET




©2010 Fairchild Semiconductor Corporation FDMS86103L Rev. C

FDMS86103L N-Channel Power Trench<sup>®</sup> MOSFET



©2010 Fairchild Semiconductor Corporation FDMS86103L Rev. C

www.fairchildsemi.com



**Dimensional Outline and Pad Layout** 5.00 Α 3.91 PKG ¢ 1.27 В 8 7 6 5 8 5 Ŷ 0.77 4.52 PKGG 6.15 6.61 1.27 4 2 3 4 PIN #1 1 TOP VIEW IDENT MAY\_ SEE APPEAR AS 0.61 1.27 4.85 DETAIL A OPTIONAL 3.81 LAND PATTERN RECOMMENDATION FRONT VIEW OPTIONAL DRAFT ANGLE MAY APPEAR 3.81 ON FOUR SIDES 1.27 OF THE PACKAGE (0.34) 0.50 0.40 (8X) 0.71 F ⊕ 0.10<sup>(</sup>) C A B 2 3 4 4 2.25 1 6.15 5.75 (0.63) 0.50 🚽 (3.44) 0.39 (0.30) 0.59 4.01? .30 CHAMFER CORNER AS PIN #1 5 6 8 IDENT MAY SIDE VIEW 0.65 0.45 3.86 3.61 APPEAR AS OPTIONAL NOTES: UNLESS OTHERWISE SPECIFIED A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, BOTTOM VIEW DATED OCTOBER 2002. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM // 0.10 C D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
E) DRAWING FILE NAME: MKT-PQFN08FREV1 0.08 C C 0.30 0.20 0.05 0.00 1.05 0.95 SEATING PLANE DETAIL A SCALE: 2:1

©2010 Fairchild Semiconductor Corporation FDMS86103L Rev. C www.fairchildsemi.com



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™	F-PFS™ FRFET <sup>®</sup> Global Power Resource <sup>SM</sup> Green FPS™ Green FPS™ e-Series™	PowerTrench <sup>®</sup> PowerXS™ Programmable Active Droop™ QFET <sup>®</sup> QS™	The Power Franchise <sup>®</sup> The Right Technology for Your Success™ <b>power</b> franchise TinyBoost™
CROSSVOLT <sup>™</sup> CTL <sup>™</sup> Current Transfer Logic <sup>™</sup> DEUXPEED <sup>®</sup> Dual Cool <sup>™</sup> EcoSPARK <sup>®</sup> EfficentMax <sup>™</sup>	G <i>max</i> ™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™	Quiet Series™ RapidConfigure™ O Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™	TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™
ESBC™ Fairchild <sup>®</sup> Fairchild Semiconductor <sup>®</sup> FACT Quiet Series <sup>™</sup> FACT <sup>®</sup> FAST <sup>®</sup> FastvCore <sup>™</sup> FETBench <sup>™</sup> FlashWriter <sup>®</sup> * FPS <sup>™</sup>	MicroPak <sup>™</sup> MicroPak2 <sup>™</sup> MilerDrive <sup>™</sup> MotionMax <sup>™</sup> Motion-SPM <sup>™</sup> OptiHiT <sup>™</sup> OPTOLOGIC <sup>®</sup> OPTOPLANAR <sup>®</sup> <sup>®</sup> PDP SPM <sup>™</sup> Power-SPM <sup>™</sup>	SMART START™ SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SupreMOS® SyncFET™ Sync-Lock™ ESYSTEM®*	TinyWire <sup>TM</sup> TriFault Detect <sup>TM</sup> TRUECURRENT <sup>TM</sup> * µSerDes <sup>TM</sup> WiserDes <sup>TM</sup> UHC <sup>®</sup> Ultra FRFET <sup>TM</sup> UniFET <sup>TM</sup> VCX <sup>TM</sup> VisualMax <sup>TM</sup> XS <sup>TM</sup>

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used here in:

- Life support devices or systems are devices or systems which, (a) are 1. intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
	•	Rev.

©2010 Fairchild Semiconductor Corporation FDMS86103L Rev. C