


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = -250 μA, V _{GS} = 0 V	-80			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25 °C		-61		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -64 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics			- <u>1</u>		•
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \ \mu A$	-1	-1.8	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{II}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25 °C		5		mV/°C
J	Static Drain to Source On Resistance	V _{GS} = -10 V, I _D = -2.1 A		148	183	mΩ
r _{DS(on)}		$V_{GS} = -4.5 \text{ V}, I_D = -1.9 \text{ A}$		176	247	
20(01)		$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -2.1 \text{ A}, \text{T}_{J} = 125 \text{ °C}$		249	308	
9 _{FS}	Forward Transconductance	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -2.1 \text{ A}$		6.4		S
2 _{oss}		V _{DS} = -40 V, V _{GS} = 0 V,		47	63	pF
C _{rss}	Output Capacitance Reverse Transfer Capacitance Gate Resistance	f = 1MHz		24 6	36	, pF
C _{rss} R _g	Reverse Transfer Capacitance Gate Resistance	f = 1MHz		24		· ·
C _{rss} R _g Switching	Reverse Transfer Capacitance Gate Resistance g Characteristics	f = 1MHz		24 6		pF
C _{rss} R _g Switchinę	Reverse Transfer Capacitance Gate Resistance			24	36	pF Ω
C _{rss} R _g Switching t _{d(on)} t _r	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time	f = 1MHz V _{DD} = -40 V, I _D = -2.1 A, V _{GS} = -10 V, R _{GEN} = 6 Ω		24 6 5	36 10	pF Ω ns
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time	V _{DD} = -40 V, I _D = -2.1 A,		24 6 5 3	36 10 10	pF Ω ns ns
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	V_{DD} = -40 V, I _D = -2.1 A, V _{GS} = -10 V, R _{GEN} = 6 Ω		24 6 5 3 22	36 10 10 36	pF Ω ns ns ns
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	V _{DD} = -40 V, I _D = -2.1 A,		24 6 5 3 22 3	36 10 10 36 10	pF Ω ns ns ns ns
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)} Q _{g(TOT)}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$		24 6 5 3 22 3 13	36 10 10 36 10 19	pF Ω ns ns ns ns nC
C _{rss} R _g Switchinų t _d (on) t _r Q _{g(TOT)} Q _{g(TOT)} Q _{gs}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -40 \text{ V},$		24 6 5 3 22 3 13 7	36 10 10 36 10 19	pF Ω ns ns ns nc nC
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)} Q _{g(TOT)} Q _{gs} Q _{gd}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate Charge Gate to Source Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -40 \text{ V},$		24 6 5 3 22 3 13 7 1.6	36 10 10 36 10 19	pF Ω ns ns ns nC nC
$\begin{array}{c} C_{rss} \\ R_{g} \\ \hline \\ $	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -40 \text{ V},$ $I_{D} = -2.1 \text{ A}$		24 6 5 3 22 3 13 7 1.6	36 10 10 36 10 19 10	pF Ω ns ns ns nc nC nC nC
C _{rss} R _g Switching t _{d(on)} t _r Q _{g(TOT)} Q _{g(TOT)} Q _{gg} Q _{gd} Drain-So	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{DD} = -40 \text{ V},$ $I_{D} = -2.1 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -2.1 \text{ A}$ (Note 2)		24 6 5 3 22 3 13 7 1.6 2.6	36 10 10 36 10 19	pF Ω ns ns ns nC nC
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)} Q _{g(TOT)} Q _{gs} Q _{gd}	Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$V_{DD} = -40 \text{ V}, \text{ I}_{D} = -2.1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{DD} = -40 \text{ V},$ $I_{D} = -2.1 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -2.1 \text{ A}$ (Note 2)		24 6 5 3 22 3 13 7 1.6 2.6 -1.8	36 10 10 36 10 19 10 -1.3	pF Ω ns ns ns nc nC nC nC

R_{θJA} is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.




2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%. 3. Starting T_J = 25 °C, L = 3.0 mH, I_{AS} = -5.0 A, V_DD = -80V, V_GS = -10V.






b)135 °C/W when mounted on a minimun pad

©2010 Fairchild Semiconductor Corporation FDS8935 Rev.C



©2010 Fairchild Semiconductor Corporation FDS8935 Rev.C www.fairchildsemi.com



©2010 Fairchild Semiconductor Corporation FDS8935 Rev.C

10

8

6

4

2

0

2.2

-l_{AS}, AVALANCHE CURRENT (A) 7.1 9.1 8.1 (A) 7.1 9.1 10.1 (A)

1.0 0.1

20

10

1

0.1

0.01


0.005 [⊟] 0.1

H_D, DRAIN CURRENT (A)

0

-V_{GS}, GATE TO SOURCE VOLTAGE (V)

www.fairchildsemi.com





PRODUCT STATUS DEFI	NITIONS
FRODUCI STATUS DEFI	SUDIN
Definition of Terms	
Deminición or remis	

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right make changes at any time without notice to improve the design.	
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.