<u>intersil</u>

HGTD7N60A4S, HGTG7N60A4, HGTP7N60A4

Data Sheet

March 2000 File Number 4826.1

600V, SMPS Series N-Channel IGBT

The HGTD7N60A4S, HGTG7N60A4 and HGTP7N60A4 are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25° C and 150° C.

This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.


Formerly Developmental Type TA49331.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGTD7N60A4S	TO-252AA	7N60A4
HGTG7N60A4	TO-247	7N60A4
HGTP7N60A4	TO-220AB	7N60A4

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA variant in tape and reel, e.g., HGTD7N60A4S9A.

Symbol




Features


- >100kHz Operation at 390V, 7A
- 200kHz Operation at 390V, 5A
- 600V Switching SOA Capability
- Typical Fall Time......75ns at $T_J = 125^{\circ}C$
- Low Conduction Loss
- *Temperature Compensating* SABER™ Model www.intersil.com

Packaging






JEDEC TO-220AB



JEDEC TO-252AA



INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS								
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713	
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637	
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986	
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767	
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027		

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures. SABER™ is a trademark of Analogy, Inc. | 1-888-INTERSIL or 321-724-7143 Intersil and Design is a trademark of Intersil Corporation. | Copyright © Intersil Corporation 2000

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	ALL TYPES	UNITS
Collector to Emitter VoltageBV _{CES}	600	V
Collector Current Continuous		
At $T_{C} = 25^{\circ}C$ I_{C25}	34	А
At T _C = 110 ^o C I _{C110}	14	А
Collector Current Pulsed (Note 1)I _{CM}	56	А
Gate to Emitter Voltage ContinuousV _{GES}	±20	V
Gate to Emitter Voltage PulsedV _{GEM}	±30	V
Switching Safe Operating Area at T _J = 150 ^o C, Figure 2	35A at 600V	
Single Pulse Avalanche Energy at $T_C = 25^{\circ}C$ E_{AS}	25mJ at 7A	
Power Dissipation Total at $T_C = 25^{\circ}C$ P_D	125	W
Power Dissipation Derating T _C > 25 ^o C	1.0	W/ ^o C
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sTL	300	°C
Package Body for 10s, See Tech Brief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. Pulse width limited by maximum junction temperature.

Electrical Specifications T_J = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CO	MIN	TYP	MAX	UNITS	
Collector to Emitter Breakdown Voltage	BV _{CES}	$I_{C} = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Emitter to Collector Breakdown Voltage	BVECS	I _C = 10mA, V _{GE} =	I _C = 10mA, V _{GE} = 0V		-	-	V
Collector to Emitter Leakage Current	ICES	V _{CE} = 600V	$T_J = 25^{\circ}C$	-	-	250	μA
			T _J = 125 ^o C	-	-	2	mA
Collector to Emitter Saturation Voltage	V _{CE(SAT)}	I _C = 7A, V _{GE} = 15V	$T_J = 25^{\circ}C$	-	1.9	2.7	V
			T _J = 125 ⁰ C	-	1.6	2.2	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	$I_{C} = 250 \mu A, V_{CE} = 600 V$		4.5	5.9	7.0	V
Gate to Emitter Leakage Current	IGES	$V_{GE} = \pm 20V$		-	-	±250	nA
Switching SOA	SSOA			35	-	-	A
Pulsed Avalanche Energy	E _{AS}	I _{CE} = 7A, L = 500μH		25	-	-	mJ
Gate to Emitter Plateau Voltage	V _{GEP}	I _C = 7A, V _{CE} = 300V		-	9.0	-	V
On-State Gate Charge	Q _{g(ON)}	I _C = 7A, V _{CE} = 300V	V _{GE} = 15V	-	37	45	nC
			V _{GE} = 20V	-	48	60	nC
Current Turn-On Delay Time	t _{d(ON)} I	IGBT and Diode at $T_J = 25^{\circ}C$ I _{CE} = 7A V _{CE} = 390V		-	11	-	ns
Current Rise Time	t _{rl}			-	11	-	ns
Current Turn-Off Delay Time	^t d(OFF)I	$V_{GE} = 15V$	-	100	-	ns	
Current Fall Time	t _{fl}	R _G = 25Ω L = 1mH	-	45	-	ns	
Turn-On Energy (Note 2)	E _{ON1}	Test Circuit (Figure	-	55	-	μJ	
Turn-On Energy (Note 2)	E _{ON2}			-	120	150	μJ
Turn-Off Energy (Note 3)	E _{OFF}			-	60	75	μJ


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Turn-On Delay Time	^t d(ON)I	IGBT and Diode at $T_J = 125^{\circ}C$	-	10	-	ns
Current Rise Time	t _{rl}	□ I _{CE} = 7A □ V _{CE} = 390V	-	7	-	ns
Current Turn-Off Delay Time	t _{d(OFF)} I	$V_{GE} = 350$ $V_{GE} = 15V$ $R_G = 25\Omega$ L = 1mH Test Circuit (Figure 20)	-	130	150	ns
Current Fall Time	t _{fl}		-	75	85	ns
Turn-On Energy (Note 2)	E _{ON1}		-	50	-	μJ
Turn-On Energy (Note 2)	E _{ON2}	_	-	200	215	μJ
Turn-Off Energy (Note 3)	E _{OFF}		-	125	170	μJ
Thermal Resistance Junction To Case	R _{θJC}		-	-	1.0	°C/W

Electrical Specifications $T_J = 25^{\circ}C$, Unless Otherwise Specified (Continued)


NOTES:

- Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E_{ON1} is the turn-on loss of the IGBT only. E_{ON2} is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T_J as the IGBT. The diode type is specified in Figure 20.
- Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.















FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA



Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE





FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT








FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT





FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)











FIGURE 13. TRANSFER CHARACTERISTIC












FIGURE 14. GATE CHARGE WAVEFORMS





FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE

Typical Performance Curves Unless Otherwise Specified (Continued)



VOLTAGE






FIGURE 19. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE







FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT





Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- 1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- 5. Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM} . Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. **Gate Termination** The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 21. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JM} .

 f_{MAX2} is defined by f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2}). The allowable dissipation (P_D) is defined by P_D = (T_{JM} - T_C)/R_{\theta JC}. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by P_C = (V_{CE} \times I_{CE})/2.

 E_{ON2} and E_{OFF} are defined in the switching waveforms shown in Figure 21. E_{ON2} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero ($I_{CE} = 0$).

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com