HARRIS HGTG20N60B3D

40A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

January 1996

Features

- 40A, 600V at T_C = +25°C
- Typical Fall Time 140ns at +150°C
- Short Circuit Rated
- Low Conduction Loss
- Hyperfast Anti-Parallel Diode

Description


The HGTG20N60B3D is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in anti-parallel with the IGBT is the RHRP3060.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential.

PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND					
HGTG20N60B3D	TO-247	G20N60B3D					
NOTE: When ordering, use the entire part number.							


Formarly Davidonmantal Type TA40016



Package JEDEC STYLE TO-247

Terminal Diagram





Absolute Maximum Ratings $T_{C} = +25^{\circ}C$, Unless Otherwise Specified

	HGTG20N60B3D	UNITS
Collector-Emitter Voltage BV _{CES}	600	V
Collector-Gate Voltage, $R_{GE} = 1M\Omega$ BV _{CGR}	600	V
Collector Current Continuous		
At T _C = +25 ^o C I _{C25}	40	А
At T _C = +110°CI _{C110}	20	А
Average Diode Forward Current at +110°C I _(AVG)	20	А
Collector Current Pulsed (Note 1)I _{CM}	160	А
Gate-Emitter Voltage Continuous.	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at $T_{C} = +150^{\circ}C.$ SOA	80A at 0.8 BV _{CES}	
Power Dissipation Total at $T_{C} = +25^{\circ}C$ P_{D}	165	W
Power Dissipation Derating T _C > +25°C	1.32	W/ºC
Operating and Storage Junction Temperature Range	-40 to +150	°C
Maximum Lead Temperature for SolderingTL	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15V t _{SC}	4	μs
Short Circuit Withstand Time (Note 2) at V _{GE} = 10V	10	μs
NOTE:		
1. Repetitive Rating: Pulse width limited by maximum junction temperature.		

2. V_{CE(PK)} = 360V, T_C = +125^oC, R_{GE} = 25Ω.


HARRIS S	EMICONDUCTO	R IGBT PRODU	CT IS COVERED	BY ONE OR M	ORE OF THE FO	LLOWING U.S. I	PATENTS:
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							


CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures. Copyright © Harris Corporation 1996


			LIMITS				
PARAMETERS	SYMBOL	TEST CON	TEST CONDITIONS		ТҮР	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV _{CES}	$I_{C} = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Collector-Emitter Leakage Current	I _{CES}	$V_{CE} = BV_{CES}$	T _C = +25°C	-	-	250	μΑ
		$V_{CE} = BV_{CES}$	T _C = +150°C	-	-	2.0	mA
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	$I_{\rm C} = I_{\rm C110},$	T _C = +25°C	-	1.8	2.0	V
		V _{GE} = 15V	T _C = +150°C	-	2.1	2.5	V
Gate-Emitter Threshold Voltage	V _{GE(TH)}	$I_C = 250 \mu A,$ $V_{CE} = V_{GE}$	T _C = +25 ^o C	3.0	5.0	6.0	V
Gate-Emitter Leakage Current	I _{GES}	$V_{GE} = \pm 20V$		-	-	±100	nA
Latching Current	ι	$\begin{array}{l} T_{C}=+150^{o}C,\\ V_{CE(PK)}=0.8\;BV_{CES}\\ V_{GE}=15V,\\ R_{G}=10\Omega,\\ L=45\mu H \end{array}$		80	-	-	A
Gate-Emitter Plateau Voltage	V _{GEP}	$I_{C} = I_{C110}, V_{CE} = 0.5 \text{ BV}_{CES}$		-	8.0	-	V
On-State Gate Charge	Q _{G(ON)}	$I_{C} = I_{C110},$ $V_{CE} = 0.5 \text{ BV}_{CES}$	V _{GE} = 15V	-	80	105	nC
		V _{CE} = 0.5 BV _{CES}	V _{GE} = 20V	-	105	135	nC
Current Turn-On Delay Time	t _{D(ON)I}	$T_{C} = +150^{\circ}C,$ $I_{CE} = I_{C110}$ $V_{CE(PK)} = 0.8 \text{ BV}_{CES},$		-	25	-	ns
Current Rise Time	t _{RI}			-	20	-	ns
Current Turn-Off Delay Time	t _{D(OFF)} I	$V_{GE} = 15V$ $R_G = 10\Omega$,		-	220	275	ns
Current Fall Time	t _{FI}	L = 100μΗ		-	140	200	ns
Turn-On Energy	E _{ON}			-	475	-	μJ
Turn-Off Energy (Note 1)	E _{OFF}	1	-	1050	-	μJ	
Diode Forward Voltage	V _{EC}	I _{EC} = 20A		-	1.5	1.9	V
Diode Reverse Recovery Time	t _{RR}	$I_{EC} = 20A$, $dI_{EC}/dt = 100A/\mu s$		-	-	55	ns
		$I_{EC} = 1A$, $dI_{EC}/dt = 100A/\mu s$		-	-	45	ns
Thermal Resistance	istance R _{0JC} IGBT Diode			-	-	0.76	°C/W
			-	-	1.2	°C/W	

NOTE:

 Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A) The HGTG20N60B3D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.







Test Circuit and Waveforms = 100µH 90% RHRP3060 10% V_{GE} EOFF EON $R_G = 10\Omega$ Vce 90% V_{DD} = 480V 10% t_{D(OFF)} tEI t_{D(ON)} FIGURE 18. INDUCTIVE SWITCHING TEST CIRCUIT FIGURE 19. SWITCHING TEST WAVEFORMS

Operating Frequency Information

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on- state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ and $t_{D(ON)I}$ are defined in Figure 19.

Device turn-off delay can establish an additional frequency limiting condition for an application other than $T_{JMAX} \cdot t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by f_{MAX2} = $(P_D - P_C)/(E_{OFF} + E_{ON})$. The allowable dissipation (P_D) is defined by P_D = $(T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 13) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \ x \ I_{CE})/2$.

 E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 19. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e. the collector current equals zero ($I_{CE} = 0$).


Handling Precautions for IGBT's

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and discharge procedures, however, IGBT's are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBT's can be handled safely if the following basic precautions are taken:

- 1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †"ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- 5. Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM} . Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

†Trademark Emerson and Cumming, Inc.

Plastic Packages



TO-247

3 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.180	0.190	4.58	4.82	-
b	0.046	0.051	1.17	1.29	2, 3
b ₁	0.060	0.070	1.53	1.77	1, 2
b ₂	0.095	0.105	2.42	2.66	1, 2
С	0.020	0.026	0.51	0.66	1, 2, 3
D	0.800	0.820	20.32	20.82	-
E	0.605	0.625	15.37	15.87	-
е	0.219 TYP		5.56 TYP		4
e ₁	0.438 BSC		11.12 BSC		4
J ₁	0.090	0.105	2.29	2.66	5
L	0.620	0.640	15.75	16.25	-
L ₁	0.145	0.155	3.69	3.93	1
ØP	0.138	0.144	3.51	3.65	-
Q	0.210	0.220	5.34	5.58	-
ØR	0.195	0.205	4.96	5.20	-
ØS	0.260	0.270	6.61	6.85	-

NOTES:

1. Lead dimension and finish uncontrolled in L₁.

2. Lead dimension (without solder).

3. Add typically 0.002 inches (0.05mm) for solder coating.

4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.

5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.

- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

UNITED STATES

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05



ASIA Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400