

# HGTP12N60C3, HGT1S12N60C3, HGT1S12N60C3S

August 1995

### Features

- 24A, 600V at T<sub>C</sub> = +25°C
- 600V Switching SOA Capability
- Typical Fall Time 230ns at T<sub>.1</sub> = +150°C
- Short Circuit Rating
- Low Conduction Loss

### Description

The HGTP12N60C3, HGT1S12N60C3 and HGT1S12N60C3S are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

PACKAGING AVAILABILITY						
PART NUMBER	PACKAGE	BRAND				
HGTP12N60C3	TO-220AB	P12N60C3				
HGT1S12N60C3	TO-262AA	S12N60C3				
HGT1S12N60C3S	TO-263AB	S12N60C3				

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in Tape and Reel, i.e., HGT1S12N60C3S9A.

Formerly Developmental Type TA49123.

Absolute Maximum Ratings T<sub>C</sub> = +25°C, Unless Otherwise Specified


Collector-Emitter Voltage
At $T_{C} = +25^{\circ}C$ $I_{C25}$ At $T_{C} = +110^{\circ}C$ $I_{C110}$
Collector Current Pulsed (Note 1)I <sub>CM</sub>
Gate-Emitter Voltage ContinuousV <sub>GES</sub>
Gate-Emitter Voltage Pulsed
Switching Safe Operating Area at T <sub>J</sub> = +150°C, Figure 14SSOA
Power Dissipation Total at T <sub>C</sub> = +25°C P <sub>D</sub>
Power Dissipation Derating T <sub>C</sub> > +25°C
Reverse Voltage Avalanche Energy E <sub>ARV</sub>
Operating and Storage Junction Temperature Range
Maximum Lead Temperature for SolderingTL
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 15V t <sub>SC</sub>
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 10V t <sub>SC</sub>
NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.

2. V<sub>CE(PK)</sub> = 360V, T<sub>J</sub> = +125<sup>o</sup>C, R<sub>GE</sub> = 25Ω.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures. Copyright C Harris Corporation 1995 1

# 24A, 600V, UFS Series N-Channel IGBT



UNITS
V
A
А
А
V
V
W
W/ºC
mJ
°C
°C
μs
μs

File Number 4040

## Specifications HGTP12N60C3, HGT1S12N60C3, HGT1S12N60C3S


					LIMITS		
PARAMETERS SYMBOL TEST CONDITIONS		MIN	ТҮР	MAX	UNITS		
Collector-Emitter Breakdown Voltage	BV <sub>CES</sub>	$I_{C} = 250 \mu A, V_{GE} =$	0V	600	-	-	V
Emitter-Collector Breakdown Voltage	BV <sub>ECS</sub>	$I_{\rm C}$ = 10mA, $V_{\rm GE}$ = 0	ΟV	24	30	-	V
Collector-Emitter Leakage Current	I <sub>CES</sub>	$V_{CE} = BV_{CES}$	T <sub>C</sub> = +25°C	-	-	250	μA
		$V_{CE} = BV_{CES}$	T <sub>C</sub> = +150°C	-	-	1.0	mA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{C} = I_{C110},$ $V_{GF} = 15V$	T <sub>C</sub> = +25 <sup>o</sup> C	-	1.65	2.0	V
		Τ <sub>C</sub>	T <sub>C</sub> = +150 <sup>o</sup> C	-	1.85	2.2	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_{C} = 250 \mu A,$ $V_{CE} = V_{GE}$	T <sub>C</sub> = +25 <sup>o</sup> C	3.0	5.0	6.0	V
Gate-Emitter Leakage Current	I <sub>GES</sub>	$V_{GE} = \pm 20 V$		-	-	±100	nA
Switching SOA	SSOA	$\begin{array}{l} {T_{J}} = +150^{o}{C} \\ {R_{G}} = 25\Omega \\ {V_{GE}} = 15V \\ {L} = 100\mu {H} \end{array}$	V <sub>CE(PK)</sub> = 480V	80	-	-	A
			V <sub>CE(PK)</sub> = 600V	24	-	-	A
Gate-Emitter Plateau Voltage	V <sub>GEP</sub>	$I_{C} = I_{C110}, V_{CE} = 0.5 \text{ BV}_{CES}$		-	7.6	-	V
On-State Gate Charge	Q <sub>G(ON)</sub>	$I_{\rm C} = I_{\rm C110},$	V <sub>GE</sub> = 15V	-	48	55	nC
		$V_{CE} = 0.5 \text{ BV}_{CES}$	V <sub>GE</sub> = 20V	-	62	71	nC
Current Turn-On Delay Time	t <sub>D(ON)I</sub>	T <sub>J</sub> = 150 <sup>o</sup> C,		-	14	-	ns
Current Rise Time	t <sub>RI</sub>	$I_{CE} = I_{C110},$ $V_{CE(PK)} = 0.8 \text{ BV}_{CI}$	ES,	-	16	-	ns
Current Turn-Off Delay Time	t <sub>D(OFF)</sub> I	V <sub>GE</sub> = 15V, R <sub>G</sub> = 25Ω, L = 100μH		-	270	400	ns
Current Fall Time	t <sub>FI</sub>			-	210	275	ns
Turn-On Energy	E <sub>ON</sub>	1		-	380	-	μJ
Turn-Off Energy (Note 1)	E <sub>OFF</sub>	1		-	900	-	μJ
Thermal Resistance	R <sub>θJC</sub>			-	-	1.2	°C/W


**Electrical Specifications**  $T_{C} = +25^{\circ}C$ , Unless Otherwise Specified


NOTE:

 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). The HGTP12N60C3, HGT1S12N60C3 and HGT1S12N60C3S were tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.

HARRIS	SEMICONDUCT	OR IGBT PRODU	ICT IS COVERED	BY ONE OR MO	DRE OF THE FOL	LOWING U.S. P	ATENTS:
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							







#### Test Circuit and Waveforms 90% = 100μH 10% **RHRP1560** $V_{GE}$ EOFF EON $R_G = 25\Omega$ VCF 10% $V_{DD} = 480V$ t<sub>D(OFF)</sub> t<sub>RI</sub> t<sub>D(ON)I</sub> FIGURE 18. INDUCTIVE SWITCHING TEST CIRCUIT FIGURE 19. SWITCHING TEST WAVEFORMS

### Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- 1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †"ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

# **Operating Frequency Information**

Operating frequency information for a typical device Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.


 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the onstate time for a 50% duty factor. Other definitions are possible.  $t_{D(OFF)I}$  and  $t_{D(ON)I}$  are defined in Figure 19. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{D(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON})$ . The allowable dissipation  $(P_D)$  is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 13) and the conduction losses  $(P_C)$  are approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .  $E_{ON}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 19.  $E_{ON}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss (I\_{CE} \times V\_{CE}) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e. the collector current equals zero ( $I_{CE} = 0$ ).

† Trademark Emerson and Cumming, Inc.

Notes

# Packaging



LEAD NO. 1	- GATE
LEAD NO. 2	- COLLECTOR
LEAD NO. 3	- EMITTER
TERM. 4 MOUNTING FLANGE	- COLLECTOR

#### **TO-220AB**

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE


	INC	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
A	0.170	0.180	4.32	4.57	-	
A <sub>1</sub>	0.048	0.052	1.22	1.32	-	
b	0.030	0.034	0.77	0.86	3, 4	
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3	
С	0.014	0.019	0.36	0.48	2, 3, 4	
D	0.590	0.610	14.99	15.49	-	
D <sub>1</sub>	-	0.160	-	4.06	-	
E	0.395	0.410	10.04	10.41	-	
E <sub>1</sub>	-	0.030	-	0.76	-	
е	0.100	) TYP	2.54	TYP	5	
e <sub>1</sub>	0.200	0.200 BSC		BSC	5	
H <sub>1</sub>	0.235	0.255	5.97	6.47	-	
J <sub>1</sub>	0.100	0.110	2.54	2.79	6	
L	0.530	0.550	13.47	13.97	-	
L <sub>1</sub>	0.130	0.150	3.31	3.81	2	
ØP	0.149	0.153	3.79	3.88	-	
Q	0.102	0.112	2.60	2.84	-	

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.

- 2. Lead dimension and finish uncontrolled in L1.
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 1 dated 1-93.

### Packaging (Continued)



#### **TO-262AA**


3 LEAD JEDEC TO-262AA PLASTIC PACKAGE


	INCHES MILLIMETERS				
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3
С	0.018	0.022	0.46	0.55	2, 3, 4
D	0.405	0.425	10.29	10.79	-
E	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54 TYP		5
e <sub>1</sub>	0.200	0.200 BSC		BSC	5
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.110	0.130	2.80	3.30	2

#### NOTES:

- 1. These dimensions are within allowable dimensions of Rev. A of JEDEC TO-262AA outline dated 6-90.
- 2. Lead dimension and finish uncontrolled in L1.
- 3. Lead dimension (without solder).
- 4. Add typically 0.0006 inches (0.015mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 2-95.

### Packaging (Continued)





MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

LEAD NO. 1	- GATE
------------	--------

LEAD NO. 2	- COLLECTOR
------------	-------------

LEAD NO. 3 - EMITTER

TERM. 4 - COLLECTOR MOUNTING FLANGE

#### **TO-263AB**

2 LEAD JEDEC TO-263AB PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4
b <sub>2</sub>	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
E	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54	TYP	7
e <sub>1</sub>	0.200	0.200 BSC		BSC	7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4, 6
L <sub>2</sub>	0.050	0.070	1.27	1.77	-
L <sub>3</sub>	0.315	-	8.01	-	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.

- 2.  $L_3$  and  $b_2$  dimensions established a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled.

4. Dimension (without solder).

- 5. Add typically 0.0006 inches (0.015mm) for solder plating.
- 6.  $L_1$  is the terminal length for soldering.
- 7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 5 dated 4-5-95.

