


HiPerFET™ Power MOSFET

N-Channel Enhancement Mode

High dv/dt, Low t_{rr}, HDMOS™ Family


IXFH/FM 67N10
IXFH/FM 75N10

V _{DSS}	I _{D25}	R _{DS(on)}	t _{rr}
100 V	67 A	25 mΩ	200 ns
100 V	75 A	20 mΩ	200 ns




Symbol	Test Conditions	Maximum Ratings	
V _{DSS}	T _J = 25°C to 150°C	100	V
V _{DGR}	T _J = 25°C to 150°C; R _{GS} = 1 MΩ	100	V
V _{GS}	Continuous	±20	V
V _{GSM}	Transient	±30	V
I _{D25}	T _C = 25°C	67N10 75N10	67 75 A A
I _{DM}	T _C = 25°C, pulse width limited by T _{JM}	67N10 75N10	268 300 A A
I _{AR}	T _C = 25°C	67N10 75N10	67 75 A A
E _{AR}	T _C = 25°C	30	mJ
dv/dt	I _S ≤ I _{DM} , di/dt ≤ 100 A/μs, V _{DD} ≤ V _{DSS} , T _J ≤ 150°C, R _G = 2 Ω	5	V/ns
P _D	T _C = 25°C	300	W
T _J		-55 ... +150	°C
T _{JM}		150	°C
T _{stg}		-55 ... +150	°C
M _d	Mounting torque	1.13/10	Nm/lb.in.
Weight		TO-204 = 18 g, TO-247 = 6 g	
	Maximum lead temperature for soldering 1.6 mm (0.062 in.) from case for 10 s	300	°C

TO-247 AD (IXFH)



TO-204 AE (IXFM)



G = Gate D = Drain
S = Source TAB = Drain

Features

- International standard packages
- Low R_{DS(on)} HDMOS™ process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
 - easy to drive and to protect
- Fast intrinsic Rectifier

Applications

- DC-DC converters
- Synchronous rectification
- Battery chargers
- Switched-mode and resonant-mode power supplies
- DC choppers
- AC motor control
- Temperature and lighting controls
- Low voltage relays

Advantages


- Easy to mount with 1 screw (TO-247) (isolated mounting screw hole)
- Space savings
- High power density

Symbol	Test Conditions	Characteristic Values (T _J = 25°C, unless otherwise specified)		
		Min.	Typ.	Max.
V _{DSS}	V _{GS} = 0 V, I _D = 250 μA	100		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 4 mA	2.0		4 V
I _{GSS}	V _{GS} = ±20 V _{DC} , V _{DS} = 0			±100 nA
I _{DSS}	V _{DS} = 0.8 V _{DSS} V _{GS} = 0 V			T _J = 25°C 250 μA T _J = 125°C 1 mA
R _{DS(on)}	V _{GS} = 10 V, I _D = 0.5 I _{D25} Pulse test, t ≤ 300 μs, duty cycle δ ≤ 2 %			67N10 0.025 Ω 75N10 0.020 Ω


Symbol	Test Conditions	Characteristic Values		
		(T _J = 25°C, unless otherwise specified)		
		Min.	Typ.	Max.
g_{fs}	V _{DS} = 10 V; I _D = 0.5 I _{D25} , pulse test	25	30	S
C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz		4500	pF
C _{oss}			1600	pF
C _{rss}			800	pF
t _{d(on)}	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = 0.5 I _{D25} R _G = 2 Ω, (External)		20	30
t _r			60	110
t _{d(off)}			80	110
t _f			60	90
Q _{g(on)}	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = 0.5 I _{D25}		180	260
Q _{gs}			36	70
Q _{gd}			85	160
R _{thJC}			0.42	K/W
R _{thCK}		0.25		K/W

Symbol	Test Conditions	Characteristic Values			
		(T _J = 25°C, unless otherwise specified)			
		Min.	Typ.	Max.	
I _S	V _{GS} = 0	67N10 75N10		67 75	A A
I _{SM}	Repetitive; pulse width limited by T _{JM}	67N10 75N10		268 300	A A
V _{SD}	I _F = I _S , V _{GS} = 0 V, Pulse test, t ≤ 300 μs, duty cycle δ ≤ 2 %			1.75	V
t _{tr}	I _F = 25 A, -di/dt = 100 A/μs, V _R = 25 V		T _J = 25°C T _J = 125°C	200 300	ns ns

TO-247 AD (IXFH) Outline



TO-204AE(IXFM) Outline



IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:

4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025

Fig.1. Output Characteristics




Fig. 2. Input Admittance




Fig. 3. Rds(on) vs. Drain Current




Fig. 4. Temperature Dependence of Drain to Source Resistance




Fig. 5. Drain Current vs. Case Temperature




Fig. 6. Temperature Dependence of Breakdown Voltage and Threshold Voltage




Fig. 7. Gate Charge




Fig. 8. Forward Bias Safe Operating Area




Fig. 9. Capacitance Curves




Fig. 10. Source Current vs. Source to Drain Voltage





Fig. 11. Transient Thermal Impedance



IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:

4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025