

MTH6N60FI

N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

PRELIMINARY DATA


| TYPE | V _{DSS} | R _{DS(on)} | I _D |
|-----------|------------------|---------------------|----------------|
| MTH6N60FI | 600 V | 1.2 Ω | 3.5 A |

- HIGH VOLTAGE 600 V FOR OFF-LINE APPLICATIONS
- ULTRA FAST SWITCHING TIMES FOR OPERATIONS AT>100KHz
- EASY DRIVE FOR REDUCED COST AND SIZE

INDUSTRIAL APPLICATIONS:

- SWITCHING POWER SUPPLY
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make these POWER MOS ideal for very high speed switching applications. Typical uses include SMPS, uninterruptible power supplies and motor controls.



| 100 |
|------|
| V |
| V |
| V |
| A |
| A |
| W |
| W/°C |
| °C |
| °C |
| |

THERMAL DATA

| R _{thi - case} Thermal resistance junction-case | max | 3.12 | °C/W |
|--|-----|------|------|
| R _{thj-amb} Thermal resistance junction-ambient | | 62.5 | °C/W |

ELECTRICAL CHARACTERISTICS (T_{case} = 25°C unless otherwise specified)

| Parameters | Test Conditions | Min. | Тур. | Max. | Uni |
|------------|-----------------|------|------|------|-----|
| | 100 | - 0 | | | |

OFF

| V _{(BR) DSS} | Drain-source breakdown voltage | I _D = 250 μA | $V_{GS} = 0$ | 600 | TAGE ONS ST SV | in vol Plicat Ba ea | ٧ |
|-----------------------|---|--|------------------------------|--------|----------------------|---------------------------|----------|
| I _{DSS} | Zero gate voltage drain current (V _{GS} = 0) | $V_{DS} = Max Rating$ $V_{DS} = Max Rating$ | x 0.8 T _c = 125°C | IODI < | INS A | 200 1000 | μΑ μΑ |
| I _{GSS} | Gate-body leakage current (V _{DS} = 0) | $V_{GS} = \pm 20 \text{ V}$ | A Tada House: | VER S | | | |

ON

| | | TODAY TO RESIDE | | DECRILL SPENIS | |
|----------------------|-----------------------------------|--|------------|----------------|---|
| V _{GS (th)} | Gate threshold voltage | $V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $T_{c} = 100^{\circ}$ | 2 C 1.5 | 4.5 | V |
| R _{DS (on)} | Static drain-source on resistance | V _{GS} = 10 V I _D = 3 A | | 1.2 | Ω |
| V _{DS(on)} | Drain-source on voltage | V _{GS} = 10 V I _D = 6 A V _{GS} = 10 V I _D = 3 A T _c = 100° | С | 8 7.2 | V |

DYNAMIC

| 9 _{fs} | Forward transconductance | V _{DS} = 10 V | ID= 3 A | 2 | NDCAM | TUTE | mho |
|--|--|---|---------|---------|-------|--------------------|----------------|
| C _{iss} C _{oss} C _{rss} | Input capacitance Output capacitance Reverse transfer capacitance | V _{DS} = 25 V V _{GS} = 0 | | allov s | | 1800 350 150 | pF pF pF |

SWITCHING

| $\begin{array}{c} t_{d\ (on)}\\ t_{r}\\ t_{d\ (off)}\\ t_{f} \end{array}$ | Turn-on time Rise time Turn-off delay time Fall time | $V_{DD} = 25 \text{ V}$ $R_i = 50 \Omega$ | $I_D = 3 A$ $V_i = 10 V$ | ing factor ge temperatu operating jur | 60 150 200 120 | ns ns ns |
|---|---|---|--------------------------|---|-------------------------|----------------|
|---|---|---|--------------------------|---|-------------------------|----------------|


ELECTRICAL CHARACTERISTICS (Continued)

| La di la | 90101000 | | | | | 1 |
|--|-----------------|------|------|------|------|---|
| Parameters | Test Conditions | Min. | Тур. | Max. | Unit | ı |


SOURCE DRAIN DIODE


| I _{SD} | Source-drain current Source-drain current (pulsed) | | 11 10 11 | Tele T | 3.5 | A |
|-----------------|--|-----------------------|----------------------|--------|--------|----|
| V _{SD} | Forward on voltage | I _{SD} = 6 A | V _{GS} = 0 | 1.3 | Lessal | V |
| t _{rr} | Reverse recovery time | I _{SD} = 6 A | $di/dt = 100A/\mu s$ | 600 | | ns |

Safe operating areas




Thermal impedance Derating curve







Output characteristics




Output characteristics




Transfer characteristics




Transconductance




resistance




Static drain-source on Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature




Source-drain diode forward characteristics



Switching times test circuit for resistive load




Gate charge test circuit




PW adjusted to obtain required V_G

Switching time waveforms for resistive load



Body-drain diode t_{rr} measurement Jedec test circuit



ISOWATT218 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT218 is fully isolated to 4000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this I_{Dmax} for the POWER MOS can be calculated:

$$I_{Dmax} \leqslant \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

THERMAL IMPEDANCE OF ISOWATT218 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance R_{th (tot)} is the sum of each of these elements.

The transient thermal impedance, Z_{th} for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.

Fig. 1