

N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

PRELIMINARY DATA


TYPE	V _{DSS}	R _{DS(on)}	I _D
MTH6N60FI	600 V	1.2 Ω	3.5 A

- HIGH VOLTAGE - 600 V FOR OFF-LINE APPLICATIONS
- ULTRA FAST SWITCHING TIMES FOR OPERATIONS AT > 100KHZ
- EASY DRIVE FOR REDUCED COST AND SIZE

INDUSTRIAL APPLICATIONS:


- SWITCHING POWER SUPPLY
- MOTOR CONTROLS

N-channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make these POWER MOS ideal for very high speed switching applications. Typical uses include SMPS, uninterruptible power supplies and motor controls.



ISOWATT218

**INTERNAL SCHEMATIC
DIAGRAM**



ABSOLUTE MAXIMUM RATINGS

V _{DS}	Drain-source voltage (V _{GS} = 0)	600	V
V _{DGR}	Drain-gate voltage (R _{GS} = 20 KΩ)	600	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (cont.) at T _c = 25°C	3.5	A
I _{DM}	Drain current (pulsed)	14	A
P _{tot}	Total dissipation at T _c < 25°C	40	W
	Derating factor	0.32	W/°C
T _{stg}	Storage temperature	-65 to 150	°C
T _j	Max. operating junction temperature	150	°C

THERMAL DATA

$R_{thj-case}$	Thermal resistance junction-case	max	3.12	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient		62.5	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}\text{C}$ unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

OFF

$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$	$V_{GS} = 0$	600	V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^{\circ}\text{C}$	200 1000	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$		± 500	nA

ON

$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $V_{DS} = V_{GS}$	$I_D = 1 \text{ mA}$ $I_D = 1 \text{ mA}$	2 1.5	4.5 4	V V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$	$I_D = 3 \text{ A}$		1.2	Ω
$V_{DS(on)}$	Drain-source on voltage	$V_{GS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}$	$I_D = 6 \text{ A}$ $I_D = 3 \text{ A}$		8 7.2	V V

DYNAMIC

g_{fs}	Forward transconductance	$V_{DS} = 10 \text{ V}$	$I_D = 3 \text{ A}$	2		mho
C_{iss}	Input capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$	$f = 1 \text{ MHz}$		1800	pF
C_{oss}	Output capacitance				350	pF
C_{rss}	Reverse transfer capacitance				150	pF

SWITCHING


$t_{d(on)}$	Turn-on time	$V_{DD} = 25 \text{ V}$	$I_D = 3 \text{ A}$	60	ns
t_r	Rise time	$R_i = 50 \Omega$	$V_i = 10 \text{ V}$	150	ns
$t_{d(off)}$	Turn-off delay time			200	ns
t_f	Fall time			120	ns

ELECTRICAL CHARACTERISTICS (Continued)


Parameters	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current			3.5	A
I_{SDM}	Source-drain current (pulsed)			14	A
V_{SD}	Forward on voltage	$I_{SD} = 6\text{ A}$	$V_{GS} = 0$	1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 6\text{ A}$	$di/dt = 100\text{A}/\mu\text{s}$	600	ns

SOURCE DRAIN DIODE


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature



Source-drain diode forward characteristics




Switching times test circuit for resistive load




Pulse width $\leq 100 \mu\text{s}$
 Duty cycle $\leq 2\%$

SC-0008/1

Switching time waveforms for resistive load




Gate charge test circuit



PW adjusted to obtain required V_G

SC-0305

Body-drain diode t_{rr} measurement
 Jedec test circuit



ABSOLUTE MAXIMUM RATINGS

	T0-214 ISOWATT214	MTH46N60 MTH6N60SFI	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	60	V
V_{DSS}	Drain-gate voltage ($R_{GS} = 1 \text{ M}\Omega$)	60	V
V_{GS}	Gate-source voltage	± 20	V
I_D	Drain current (pulsed)	140	A
$I_{D,cont}$	Drain current (cont.) $T_c = 25^\circ\text{C}$	40	A
P_{tot}	Total dissipation at $T_c = 25^\circ\text{C}$	150	W
θ_{JA}	Derating factor	1.2	$^\circ\text{C/W}$
T_{stg}	Storage temperature	-55 to 150	$^\circ\text{C}$
T_{op}	Max. operating junction temperature	150	$^\circ\text{C}$

* See note on ISOWATT214 in this datasheet

* Introduced in 1998 week 54

ISOWATT218 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT218 is fully isolated to 4000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_D = \frac{T_j - T_c}{R_{th}}$$

from this I_{Dmax} for the POWER MOS can be calculated:

$$I_{Dmax} \leq \sqrt{\frac{P_D}{R_{DS(on)} \text{ (at } 150^\circ\text{C)}}$$

THERMAL IMPEDANCE OF ISOWATT218 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance $R_{th(tot)}$ is the sum of each of these elements.

The transient thermal impedance, Z_{th} for different pulse durations can be estimated as follows:

- 1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

- 2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

- 3 - for long power pulses of the order of 500ms or greater:

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possible to discern these areas on transient thermal impedance curves.

Fig. 1

