


## N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP341	400 V	20 Ω	0.6 A

- HIGH SPEED SWITCHING APPLICATIONS
  - ULTRA FAST SWITCHING
  - EASY DRIVE FOR REDUCED COST AND SIZE
- INDUSTRIAL APPLICATIONS:**
- GENERAL PURPOSE

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications. Typical applications include motor starter and drive circuits for power bipolar transistors.



### ABSOLUTE MAXIMUM RATINGS

V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	400	V
V <sub>DGR</sub>	Drain-gate voltage (R <sub>GS</sub> = 20 KΩ)	400	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	0.6	A
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	0.4	A
I <sub>DM</sub> (*)	Drain current (pulsed)	1.2	A
I <sub>DLM</sub> (*)	Drain inductive current, clamped	1.2	A
P <sub>tot</sub>	Total dissipation at T <sub>c</sub> < 25°C	18	W
	Derating factor	0.14	W/°C
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C

(\*) Pulse width limited by safe operating area

## THERMAL DATA

$R_{th(j-c)}$	Thermal resistance junction-case	max	6.8	°C/W
$T_L$	Maximum lead temperature for soldering purpose		275	°C

ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^\circ\text{C}$  unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

## OFF

$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$	$V_{GS} = 0$	400		V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^\circ\text{C}$		250 1000	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA

## ON (\*)

$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu\text{A}$	2		4	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}$	$I_D = 0.3 \text{ A}$ $I_D = 0.3 \text{ A}$			20 40	$\Omega$ $\Omega$

## DYNAMIC

$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}$	$I_D = 0.3 \text{ A}$	0.1			mho
$C_{rss}$	Input capacitance				80	105	pF
$C_{oss}$	Output capacitance	$V_{DS} = 25 \text{ V}$	$f = 1 \text{ MHz}$			20	pF
$C_{rss}$	Reverse transfer capacitance	$V_{GS} = 0$				15	pF

## SWITCHING

$t_d(on)$	Turn-on time	$V_{DD} = 200 \text{ V}$	$I_D = 0.3 \text{ A}$		10	15	ns
$t_r$	Rise time	$V_i = 10 \text{ V}$	$R_i = 4.7 \Omega$		15	20	ns
$t_d(off)$	Turn-off delay time	(see test circuit)			25	35	ns
$t_f$	Fall time				40	55	ns

ELECTRICAL CHARACTERISTICS (Continued)


Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

SOURCE DRAIN DIODE


$I_{SD}$	Source-drain current			0.6	A
$I_{SDM} (^{\circ})$	Source-drain current (pulsed)			1.2	A
$V_{SD}$	Forward on voltage	$I_{SD} = 0.6 \text{ A}$	$V_{GS} = 0$	1.2	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 0.6 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$	$V_{GS} = 0$	140	ns

(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%  
 (\*) Pulse width limited by safe operating area


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature



Source-drain diode forward characteristics




Switching times test circuit for resistive load




Pulse width  $\leq 100 \mu\text{s}$   
Duty cycle  $\leq 2\%$

Switching time waveforms for resistive load




Clamped inductive load test circuit




$V_i = 12 \text{ V}$  - Pulse width: adjusted to obtain specified  $I_{DM}$ .  $V_{\text{clamp}} = 0.75 V_{(BR)}$  DSS

Clamped inductive waveforms



Gate charge test circuit



PW adjusted to obtain required  $V_G$

Body-drain diode  $t_{rr}$  measurement  
Jedec test circuit

