



## N-Channel Enhancement-Mode MOSFET Transistor

PRODUCT SUMMARY			
$V_{(BR)DSS}$ Min (V)	$r_{DS(on)}$ Max ( $\Omega$ )	$V_{GS(th)}$ (V)	$I_D$ (A)
120	6 @ $V_{GS} = 10$ V	0.8 to 2	0.23

### FEATURES


- Low On-Resistance: 3.8  $\Omega$
- Low Threshold: 1.4 V
- Low Input Capacitance: 35 pF
- Fast Switching Speed: 10 ns
- Low Input and Output Leakage

### BENEFITS

- Low Offset Voltage
- Low-Voltage Operation
- Easily Driven Without Buffer
- High-Speed Circuits
- Low Error Voltage

### APPLICATIONS

- Direct Logic-Level Interface: TTL/CMOS
- Drivers: Relays, Solenoids, Lamps, Hammers, Displays, Memories, Transistors, etc.
- Battery Operated Systems
- Solid-State Relays



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	$V_{DS}$	120	V	
Gate-Source Voltage	$V_{GS}$	$\pm 30$		
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ )	$I_D$	$T_A = 25^\circ\text{C}$	0.23	A
		$T_A = 100^\circ\text{C}$	0.15	
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	2		
Power Dissipation	$P_D$	$T_A = 25^\circ\text{C}$	0.8	W
		$T_A = 100^\circ\text{C}$	0.32	
Maximum Junction-to-Ambient	$R_{thJA}$	156	$^\circ\text{C}/\text{W}$	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$	

Notes

a. Pulse width limited by maximum junction temperature.









SPECIFICATIONS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ <sup>a</sup>	Max	
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 100 μA	120	145		V
Gate-Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		1.4		
			V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1 mA	0.8	1.5	2
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±15 V			±100	nA
		T <sub>J</sub> = 125 °C			±500	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 96 V, V <sub>GS</sub> = 0 V				μA
		T <sub>J</sub> = 125 °C				
		V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V			10	
		T <sub>J</sub> = 125 °C			500	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V		0.6		A
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V	1	1.6		
Drain-Source On-Resistance <sup>b</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 0.1 A		6	10	Ω
		V <sub>GS</sub> = 3.5 V, I <sub>D</sub> = 0.1 A		4.5		
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.3 A		3.3		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.2 A		3.8		
		T <sub>J</sub> = 125 °C		7.6		
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A		3.3	6	
		T <sub>J</sub> = 125 °C		7	14.8	
Forward Transconductance <sup>b</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.2 A		400		mS
		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.5 A	300	425		
Common Source Output Conductance <sup>b</sup>	g <sub>os</sub>	V <sub>DS</sub> = 7.5 V, I <sub>D</sub> = 0.1 A		0.4		
<b>Dynamic</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V f = 1 MHz		35	125	pF
Output Capacitance	C <sub>oss</sub>			15	50	
Reverse Transfer Capacitance	C <sub>rss</sub>			2	20	
<b>Switching<sup>c</sup></b>						
Turn-On Time	t <sub>ON</sub>	V <sub>DD</sub> = 60 V, R <sub>L</sub> = 150 Ω I <sub>D</sub> ≅ 0.4 A, V <sub>GEN</sub> = 10 V R <sub>G</sub> = 25 Ω		6		ns
	t <sub>d(on)</sub>			3	8	
	t <sub>r</sub>			3	8	
Turn-Off Time	t <sub>OFF</sub>			10		
	t <sub>d(off)</sub>			7	18	
	t <sub>f</sub>			2.5	12	

## Notes

- a. For DESIGN AID ONLY, not subject to production testing.  
 b. Pulse test: PW ≤ 300 μs duty cycle ≤ 2%.  
 c. Switching time is essentially independent of operating temperature.

VNDQ12

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**





**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

