# P-Channel Enhancement-Mode Vertical DMOS FETs 

## Ordering Information

| BV $_{\text {DSS }} /$ <br> BV $_{\text {DGS }}$ | $\mathbf{R}_{\text {DS(ON) }}$ <br> $(\max )$ | $\mathbf{I}_{\mathrm{D}(\mathrm{ON})}$ <br> $(\mathbf{m i n})$ | Order Number / Package |
| :---: | :---: | :---: | :---: |
|  | $5.0 \Omega$ | -1.1 A | TO-92 |
| -80 V | 50808 L |  |  |

## Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low $\mathrm{C}_{\text {Iss }}$ and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N - and P -channel devices


## Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

| Absolute Maximum Ratings |  |
| :--- | ---: |
| Drain-to-Source Voltage | $\mathrm{BV}_{\mathrm{DSS}}$ |
| Drain-to-Gate Voltage | $\mathrm{BV}_{\mathrm{DGS}}$ |
| Gat--to-Source Voltage | $\pm 3 \mathrm{~V}$ |
| Operating and Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Temperature | $300^{\circ} \mathrm{C}$ |

* Distance of 1.6 mm from case for 10 seconds.


## Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## Package Option



[^0]
## Thermal Characteristics

| Package | $\mathbf{I}_{\mathbf{D}}$ (continuous) $^{\boldsymbol{*}}$ | $\mathbf{I}_{\mathbf{D}}$ (pulsed) | Power Dissipation | $\theta_{\text {jc }}$ <br> ${ }^{\circ} \mathbf{C} / \mathbf{W}$ | $\theta_{\mathrm{ja}}$ <br> ${ }^{\circ} \mathbf{C} / \mathbf{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TO-92 | -0.28 A | -3 A | 1 W | 125 | 170 |

${ }^{*} I_{D}$ (continuous) is limited by max rated $T_{j}$.

## Electrical Characteristics (@ $25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BV ${ }_{\text {DSs }}$ | Drain-to-Source Breakdown Voltage | -80 |  |  | V | $V_{G S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-10 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{GS} \text { (th) }}$ | Gate Threshold Voltage | -1.0 |  | -4.5 | V | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}=-1 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {GSS }}$ | Gate Body Leakage |  |  | -100 | nA | $\mathrm{V}_{\mathrm{GS}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {DSS }}$ | Zero Gate Voltage Drain Current |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=$ Max Rating |
|  |  |  |  | -500 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=\text { Max Rating } \\ & \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{D} \text { (ON) }}$ | ON-State Drain Current | -1.1 |  |  | A | $\mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=-15 \mathrm{~V}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Static Drain-to-Source ON-State Resistance |  |  | 5.0 | $\Omega$ | $\mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1 \mathrm{~A}$ |
| $\mathrm{G}_{\text {FS }}$ | Forward Transconductance | 200 |  |  | m\% | $\mathrm{V}_{\mathrm{DS}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-0.5 \mathrm{~A}$ |
| $\mathrm{C}_{\text {ISS }}$ | Input Capacitance |  |  | 150 | pF | $\begin{aligned} & V_{G S}=0 V, V_{D S}=-25 V \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {oss }}$ | Common Source Output Capacitance |  |  | 60 |  |  |
| $\mathrm{C}_{\text {RSS }}$ | Reverse Transfer Capacitance |  |  | 25 |  |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{ON})}$ | Turn-ON Delay Time |  |  | 15 | ns | $\begin{aligned} & V_{D D}=-25 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-0.5 \mathrm{~A} \\ & \mathrm{R}_{\mathrm{GEN}}=25 \Omega \end{aligned}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time |  |  | 40 |  |  |
| $\mathrm{t}_{\text {d(OFF) }}$ | Turn-OFF Time |  |  | 30 |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time |  |  | 30 |  |  |
| $\mathrm{V}_{\mathrm{SD}}$ | Diode Forward Voltage Drop |  | -1.2 |  | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{SD}}=-0.9 \mathrm{~A}$ |

## Notes:

1. All D.C. parameters $100 \%$ tested at $25^{\circ} \mathrm{C}$ unless otherwise stated. (Pulse test: $300 \mu \mathrm{~s}$ pulse, $2 \%$ duty cycle.)
2. All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




[^0]:    11/12/01
    
    
    
    

