### 8 000000 887878 UNICORN MICROELECTRONICS 24E D T-49-17-06 UM6502/07/12 20 8-bit Microprocessor Features ■ Single 5V ± 5% power supply Addressable memory range of up to 64K bytes N channel, silicon gate, depletion load technology "Ready" Input 56 Instructions . Direct memory access capability Decimal and binary arithmetic Bus compatible with MC6800 .

فالمراجب المستحد المسا

- Thirteen addressing modes True indexing capability
- Programmable stack pointer
- Variable length stack
- . Interrupt capability
- Non-maskable interrupt Bi-directional data bus

### **General Description**

The UM6502/07/12 microprocessors are totally software compatible with one another. These products provide a wide selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. The UM6502/07 on-chip clock versions are aimed at high performance, low cost applications where

----

### **Pin Configurations**

- Choice of external or on-board clocks
- 1MHz, 2MHz, 3MHz and 4MHz versions

. -

- On-chip clock options
  - -External single clock input ---Crystal time base input
- Pipeline architecture

single phase inputs or crystals provide the time base. The UM6512 external clock version is geared to multiprocessor system applications where maximum timing control is mandatory. These products are bus compatible with the MC6800.

VSS 1 RDY 2 4 N.C. 5 NMI 6 SYNC 7 VCC 8 AB0 9 AB1 10 AB2 11 AB3 12 AB4 13 AB5 14 AB6 15 AB7 16 AB8 17 AB9 18 AB10 19	40 $\square$ RES 39 $\oint \phi_2$ (OUT) 38 S. O. 37 $\oint \phi_0$ (IN) 36 $\square$ N. C. 35 $\square$ N. C. 34 $\square$ R/W 33 $\square$ DE0 32 $\square$ DE1 31 $\square$ DE2 30 $\square$ DE3 29 $\square$ DE4 28 $\square$ DE5 27 $\square$ DE6 26 $\square$ DE7 25 $\square$ AB15 24 $\square$ AB14 23 $\square$ AB13 22 $\square$ AB12	RES       1         VSS       2         RDY       3         VCC       4         AB0       5         AB1       6         AB2       7         AB3       8         AB4       9         AB5       10         AB6       11         AB7       12         AB8       13         AB9       14	28 $\psi_2$ (OUT) 27 $\psi_0$ (IN) 26 $R\overline{W}$ 25 DB0 24 DB1 23 DB2 22 DB3 21 DB4 20 DB5 19 DB6 18 DB7 17 AB12 16 AB11 15 AB10	VSS 1 RDY 2 \$\phi_1 3 IFC 4 VSS 5 NMI 6 SYNC 7 VCC 8 AB0 9 AB1 10 AB2 111 AB3 12 AB4 13 AB5 14 AB6 15 AB7 16 AB8 17 AB9 18 AB10 19	40 RES 39 $\phi_2$ (OUT) 38 S. O. 37 $\phi_2$ 36 DBE 35 N. C. 34 R/W 33 DB0 32 DB1 31 DB2 30 DB3 29 DB4 28 DB5 27 DB5 27 DB6 26 DB7 25 AB15 24 AB12

1-3

UNICORN MICROELECTRONICS

-----

24E D 🔳 9278788 0000031 T 🔳

T-49-17-06 UM6502/07/12 -

. . . .





### **Absolute Maximum Ratings\***

### \*Comments

Supply Voltage V <sub>CC</sub> –0.3 to +7.0V
Input Voltage V <sub>IN</sub>
Operating Temperature $T_A$ 0 to 70°C
Storage Temperature T <sub>STG</sub>

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability. \_\_\_\_

# T-49-17-06 UM6502/07/12

### D.C. Electrical Characteristics

 $(V_{CC} = 5.0V \pm 5\%, T_A = 0 - 70^{\circ}C)$  $(\phi_1, \phi_2 \text{ applies to UM6512}, \phi_0 \text{ (in) applies to UM6502/UM6507})$ 

. .....

+

24E D

Symbol	Characteristics	Min.	Max.	Units
V <sub>IH</sub>	Input High Voltage Logic and φ <sub>0</sub> (in) for UM6502/UM6507 } { 1, 2, 3 MHz 4 MHz	+ 2.0 + 3.3	Vcc Vcc	v v
	$\phi_1$ and $\phi_2$ only for $\beta$ . All Speeds UM6512	V <sub>CC</sub> – 0.5	V <sub>CC</sub> + 0.25	V
V <sub>IL</sub>	Input Low Voltage           Logic, $\phi_0$ (in)         (UM6502/UM6507) $\phi_1, \phi_2$ (UM6512)	-0.3 -0.3	+0.8 +0.2	V ·
۱ <sub>۱۲</sub>	Input Loading (V <sub>IN</sub> = 0V, V <sub>CC</sub> = 5.25V) RDY, S.O.	10	-300	μΑ
I <sub>IN</sub>	Input Leakage Current ( $V_{IN} = 0$ to 5.25V, $V_{CC} = 0$ ) Logic (Excl. RDY, S.O.) $\phi_1, \phi_2$ (UM6512) $\phi_0$ (in) (UM6502/UM6507)		2.5 100 10.0	μΑ μΑ μΑ
ITSI	Three-State (Off State) Input Current (V <sub>IN</sub> = 0.4 to 2.4V, V <sub>CC</sub> = 5.25V) DB0-DB7	_	. ±10	μΑ
V <sub>он</sub>	Output High Voltage (I <sub>LOAD</sub> = −100µAdc, V <sub>CC</sub> = 4.75V) 1, 2 MHz SYNC, DB0-DB7, AB0-AB15, R/₩	2.4	-	v
Vol	Output Low Voltage (I <sub>LOAD</sub> = 1.6mAdc, V <sub>CC</sub> = 4.75V) 1, 2 MHz SYNC, DB0-DB7, AB0-AB15, R/W	· _	0.4	v
PD	Power Dissipation 1 MHz and 2 MHz $(V_{CC} = 5.25V)$	-	700	mW
С	Capacitance ( $V_{IN} = 0, T_A = 25^{\circ}C, f = 1 MHz$ )			
CIN	RES, NMI, RDY, IRO, S.O., DBE DB0-DB7		10 15	
С <sub>ОИТ</sub> С <sub>фо</sub> (In)	AB0-AB15, R/₩, SYNC Φ₀ (in) (UM6502/UM6507)	-	12 15	pF
Οφ <sub>0</sub> (m) Cφ <sub>1</sub> Cφ <sub>2</sub>	$\phi_1$ (UM6512) $\phi_2$ (UM6512)		50 80	

viicroprocessor

• • • • • •

1–5

### UNICORN MICROELECTRONICS 24E D

-

🔳 9278788 0000033 3 📰

------



# T-49-17-06

·····

. .

-

÷

UM6502/07/12





1–6



# T-49-17-06 UM6502/07/12

### Dynamic Operating Characteristics

 $\{V_{CC} = 5.0 \pm 5\%, T_A = 0^\circ \text{ to } 70^\circ \text{C}\}$ 

		1 M	Hz	2 M	Hz	3 M	Hz	4 M	Hz	Units	
Parameter	Symbol	Min,	Max.	Min.	Mex.	Min.	Max.	Min.	Max.	Units	
UM6512											
Cycle Time	тсус	1.00	40	0.50	40	0.33	40	0.25	40	μs	
$\phi_1$ Pulse Width	Трунф	430	-	215	-	150	-		1	ns	
φ <sub>2</sub> Pulse Width	TPWH¢2	470	-	235	-	160				ns	
Delay Between $\phi_1$ and $\phi_2$	TD	0	-	0	-	0	-			រាទ	
$\phi_1$ and $\phi_2$ Rise and Fall Times <sup>(1)</sup>	Τ <sub>R</sub> , Τ <sub>F</sub>	0	25	0	20	0	15			ns	
UM6502/UM6507											
Cycle Time	TCYC	1.00	40	0.60	40	0.33	40	0.25	40	μs	
φ <sub>0(IN)</sub> Low Time <sup>(2)</sup>	Τ <sub>L</sub> φ <sub>0</sub>	480	-	240	-	160	-	110	-	ns	
φo(IN) High Time <sup>(2)</sup>	ΤΗΦο	460	-	240	_	160	-	115	_	ns	
$\phi_0$ Neg to $\phi_1$ Pos Delay (5)	T01+	10	70	10	70	10	70	10	70	ns	
$\phi_0$ Neg to $\phi_2$ Neg Delay <sup>(6)</sup>	T02	6	65	5	65	5	65	5	65	ns	
$\phi_0$ Pos to $\phi_1$ Neg Delay <sup>(5)</sup>	T01-	5	65	5	65	5	65	5	65	ns	
$\phi_0$ Pos to $\phi_2$ Pos Delay <sup>(5)</sup>	T02+	15	76	15	76	16	75	16	75	กร	
$\phi_0(IN)$ Rise and Fall Time <sup>(1)</sup>	TRO, TFO	0	30	0	20	0	15	0	10	ns	
$\phi_1$ (OUT), Puise Width	Τρωμφ1	TL\$0-20	Τιφο	TL\$0-20	Τιφη	Τ <sub>L.\$0</sub> -20	Τιφο	۲ <sub>L</sub> φ₀-20	Τιφη	ns	
$\phi_2$ (OUT), Pulse Width	TPWHØ2	τ <sub>Lφ0</sub> -40	$T_{L}\phi_0.10$	$T_{L\phi_0}-40$	$T_{L}\phi_0-40$			$TL\phi_0-40$	$T_{L}\phi_0 \cdot 10$	ns	
Delay Between $\phi_1$ and $\phi_2$	TD	5		5	-	6	-	6	-	ns	
$\phi_1$ and $\phi_2$ Rise and Fall Times $^{(1, 3)}$	T <sub>R</sub> , T <sub>F</sub>	-	25	-	25	-	15	-	15	ns	
UM6502/UM6507/UM6512											
R/W Setup Time	TRWS	-	225	-	140	-	110	-	90	ns	
R/W Hold Time	TRWH	30	-	30	-	16	-	10	-	ns	
Address Setup Time	TADS	- 1	225	- 1	140		110	-	90	ns	
Address Hold Time	TADH	. 30	-	30	-	15	-	10	-	ាន	
Read Access Time	TACC	-	650	-	310	-	170	-	110	ns	
Read Data Setup Time	TDSU	100	-	50	-	- 50	- 1	60	-	ns	
Read Data Hold Time	THR	10	-	10	-	10	-	10	-	ns	
Write Data Setup Time	TMDS	20	175	20	100	20	75	-	70	ns	
Write Data Hold Time	тнw	60	160	60	150	30	130	20	-	ns	
Sync Setup Time	TSYS	-	350	-	175	-	100	-	90	ns	
Sync Hold Time	тзүн	30	-	30	-	15	-	15	- 1	ns	
RDY Setup Time <sup>(4)</sup>	TRS	200	-	200	-	150	-	120	-	ns	

Microprocessor

### Notes:

- 1. Measured between 10% and 90% points.
- 2. Measured at 50% point.
- 3. Load = 1 TTL load + 30 pF.
- 4. RDY must never switch states within T<sub>RS</sub> to end of  $\phi_2$ .
- 5. Load = 100 pF.
- 6. The 2 MHz devices are identified by an "A" suffix.
- 7. The 3 MHz devices are identified by a "B" suffix.
- 8. The 4 MHz devices are identified by a "C" suffix.

### Timing Diagram Note:

Because the clock generation for the UM6502/UM6507 and UM6512 is different, the two clock timing sections are referenced to the main timing diagram by three reference lines marked REF 'A', REF 'B' and REF 'C'. Reference between the two sets of clock timings is without meaning. Timing parameters referring to these line and scale variations in the diagrams are of no consequence.

1--7

ME 9278788 0000035 7 ME

# 

### UM6502/07/12

T-49-17-06

ų,

### Pin Description

### Clocks $(\phi_1, \phi_2)$

The UM6512 requires a two phase non-overlapping clock that runs at the  $V_{CC}$  voltage level.

24E D

The UM6502/UM6507 clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

#### Address Bus (AB0-AB15)

(See sections on each micro processor for respective address lines on these devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

#### Data Bus (DB0-DB7)

Eight pins are used for the data bus. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

#### Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two ( $\phi_2$ ) clock, thus allowing data output from the microprocessor only during  $\phi_2$ . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable the data bus drivers externally, DEB should be held low. This signal is available on the UM6512 only.

### Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during, or coincident with phase one,  $(\phi_1)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\phi_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMs as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during  $\phi_2$  time.

#### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At the time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further Interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A  $3K\Omega$  external resistor should be used for proper wire-OR operation.

### Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

 $\overline{\rm NMI}$  is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for  $\overline{\rm IRQ}$  will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The Instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  also requires an external 3K  $\Omega$  resistor to V\_{CC} for proper wire-OR operations.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupt lines that are sampled during  $\phi_2$  (phase 2) and will begin the appropriate interrupt routine on  $\phi_1$  (phase 1) following the completion of the current instruction.

### Set Overflow Flag (S. O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\phi_1$ .

#### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\phi_1$  of an OPCODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\phi_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V<sub>CC</sub> reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signals will become valid. When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

### Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for the data transfer out of the processor.



# T-49-17-06 UM6502/07/12

1.10

### Programming Characteristics

INSTRUCTION SET - ALPHABETIC SEQUENCE

ADCAdd Memory to Accumulator with CarryLDALoad Accumulator with MemoryAND"AND" Memory with AccumulatorLDXLoad Index X with MemoryASLShift left One Bit (Memory-or Accumulator)LDYLoad Index X with MemoryBCCBranch on Carry ClearLDYLSRShift One Bit Right (Memory or Accumulator)BCSBranch on Result ZeroORA"OR" Memory with AccumulatorBHITest Bits In Memory with AccumulatorORA"OR" Memory with AccumulatorBHEBranch on Result MinusPHAPush Accumulator on StackBVEBranch on Result Not ZeroPHAPush Processor Status on StackBVCBranch on Result PlusPLAPuil Accumulator from StackBVCBranch on Overflow ClearPLAPuil Processor Status from StackBVSBranch on Overflow ClearRORRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Interrupt Disable BitRTIReturn from InterruptCLVClear Interrupt Disable BitRTIReturn from SubroutineCLVCompare Memory and Index XSECSet Carry FlagDECDecrement Index X by OneSELStore Accumulator in MemoryDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEXDecrement Index X by OneTAXTransfer Accumulator to Index XTYIncrement Index X by OneTAXTransfer Accumulator to Index XINV				
ASLShift left One Bit (Memory or Accumulator)LDYLoad Index Y with MemoryBCCBranch on Carry ClearLSRShift One Bit Right (Memory or Accumulator)BCSBranch on Result ZeroNOPNo OperationBITTest Bits in Memory with AccumulatorORA"OR" Memory with AccumulatorBITBranch on Result MinusPHAPush Accumulator on StackBNEBranch on Result not ZeroPHPPush Accumulator from StackBVLBranch on Result Not ZeroPHPPush Processor Status on StackBVLBranch on Result PlusPLAPull Accumulator from StackBVKForce BreakPLPPull Processor Status from StackBVCBranch on Overflow ClearPLPPull Processor Status from StackBVSBranch on Overflow SetRORRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Overflow FlagRORRotate One Bit Right (Memory or Accumulator)CLVClear Overflow FlagSECSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XSECSet Carry FlagDECDecrement Index X by OneSELSet Interrupt Disable StatusDEXDecrement Index X by OneSTADEXDecrement Index X by OneTarsifer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XTransfer Accumulator to Index XINXIncrement In	ADC	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
LSRShift One Bit Right (Memory or Accumulator)BCCBranch on Carry ClearNOPBCSBranch on Carry SetNOPBCGBranch on Result ZeroORABITTest Bits in Memory with AccumulatorORABHEBranch on Result MinusPHABNEBranch on Result NinusPHABNEBranch on Result NinusPHABNEBranch on Result NinusPHABVLBranch on Result NinusPHABVLBranch on Result NinusPLABVLBranch on Overflow ClearPLPBVSBranch on Overflow SetROLROLClear Carry FlagRORCLCClear Carry FlagRORCL1Clear Interrupt Disable BitRTTCL2Compare Memory and Index XSECCPYCompare Memory and Index XSECCPYCompare Memory and Index XSECDECDecrement Index X by OneSEIDEXDecrement Index X by OneSTXDEXDecrement Index X by OneTAXTransfer AccumulatorTransfer Index X in MemoryINCIncrement Index X by OneTAXTransfer Index X by OneTAXTransfer Index X by OneTAXTransfer Index X by OneTAXTransfer Index X by OneTAX </td <td>AND</td> <td>"AND" Memory with Accumulator</td> <td>LDX</td> <td>Load Index X with Memory</td>	AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
BCC     Branch on Carry Set     NOP     No Operation       BCS     Branch on Carry Set     NOP     No Operation       BEQ     Branch on Result Zero     ORA     "OR" Memory with Accumulator       BMI     Branch on Result Minus     PHA     Push Accumulator on Stack       BNE     Branch on Result Minus     PHA     Push Accumulator on Stack       BNE     Branch on Result Ninus     PHA     Push Accumulator on Stack       BVL     Branch on Result Plus     PLA     Pull Accumulator from Stack       BVK     Force Break     PLP     Pull Accumulator from Stack       BVC     Branch on Overflow Clear     ROL     Rotate One Bit Left (Memory or Accumulator)       CLC     Clear Carry Flag     ROR     Rotate One Bit Right (Memory or Accumulator)       CLD     Clear Interrupt Disable Bit     RTS     Return from Interrupt       CLV     Clear Overflow Flag     Subtract Memory from Accumulator with Borrow       CPY     Compare Memory and Index X     SEC     Set Carry Flag       DEC     Decrement Memory by One     SEI     Set Interrupt Disable Status       DEX     Decrement Index X by One     STA     Store Accumulator in Memory       DEX     Decrement Index X by One     STA     Store Index X in Memory       DEX     Decrement Index X by One	ASL	Shift left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCS BCS BCD <br< td=""><td></td><td></td><td>LSR</td><td>Shift One Bit Right (Memory or Accumulator)</td></br<>			LSR	Shift One Bit Right (Memory or Accumulator)
BEQBranch on Result ZeroORA"OR" Memory with AccumulatorBITTest Bits in Memory with AccumulatorPHAPush Accumulator on StackBNEBranch on Result NinusPHAPush Accumulator on StackBNEBranch on Result NinusPHAPush Processor Status on StackBNLBranch on Result PlusPLAPull Accumulator from StackBNKForce BreakPLPPull Processor Status from StackBVCBranch on Overflow ClearPLPull Processor Status from StackBVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Light (Memory or Accumulator)CLUClear Interrupt Disable BitRTSReturn from InterruptCLVClear Overflow FlagRSESubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XSECSet Carry FlagDECDecrement Memory by OneSEDSet Carry FlagDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index X by OneSTAStore Index X in MemoryDEYDecrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index Y by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accum		•	•	
BITTest Bits in Memory with AccumulatorORA"OR" Memory with AccumulatorBMIBranch on Result MinusPHAPush Accumulator on StackBNEBranch on Result not ZeroPHPPush Processor Status on StackBVLBranch on Result PlusPLAPull Accumulator from StackBVKForce BreakPLPPull Accumulator from StackBVSBranch on Overflow ClearPLPPull Processor Status from StackBVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Decimal ModeRTIReturn from InterruptCLUClear Overflow FlagRTSReturn from SubroutineCLVClear Overflow FlagSECSubtract Memory from Accumulator with BorrowCPYCompare Memory and AccumulatorSECSet Carry FlagCPYCompare Memory and Index XSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTXStore Accumulator in MemoryDEYDecrement Index X by OneSTXStore Index X in MemoryINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINYIncrement Index X by OneTAXTransfer Accumulator to In			NOP	No Operation
BMI       Branch on Result Minus       PHA       Push Accumulator on Stack         BNE       Branch on Result Minus       PHP       Push Processor Status on Stack         BNK       Force Break       PLA       Pull Accumulator from Stack         BVK       Branch on Result Plus       PLA       Pull Accumulator from Stack         BVK       Branch on Overflow Clear       PLP       Pull Processor Status from Stack         BVS       Branch on Overflow Set       ROL       Rotate One Bit Left (Memory or Accumulator)         CLC       Clear Carry Flag       ROR       Rotate One Bit Right (Memory or Accumulator)         CLL       Clear Interrupt Disable Bit       RTI       Return from Interrupt         CLV       Clear Overflow Flag       SEC       Subtract Memory from Accumulator with         CLV       Clear Overflow Flag       SEC       Set Carry Flag         CMP       Compare Memory and Index X       Borrow       SED       Set Decimal Mode         DEC       Decrement Memory by One       SEI       Set Interrupt Disable Status       Store Accumulator in Memory         DEX       Decrement Index X by One       STX       Store Index X in Memory       Store Index X in Memory         INX       Increment Memory by One       Transfer Accumulator to Index X       Transf				"OP" Moment with A commulator
BNEBranch on Result not ZeroPHPPush Processor Status on StackBPLBranch on Result PlusPLAPull Accumulator from StackBNKForce BreakPLPPull Accumulator from StackBVCBranch on Overflow ClearROLRotate One Bit Left (Memory or Accumulator)BVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Decimal ModeRTIReturn from InterruptCL1Clear Overflow FlagRTSReturn from SubroutineCWPCompare Memory and AccumulatorSBCSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTXStore Accumulator in MemoryDEYDecrement Index X by OneSTXStore Index X in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINYIncrement Index X by OneTAX <td></td> <td>•</td> <td>UNA</td> <td>On Memory with Accumulator</td>		•	UNA	On Memory with Accumulator
BPLBranch on Result PlusPLAPull Accumulator from StackBNKForce BreakPLAPull Accumulator from StackBVCBranch on Overflow ClearPLPPull Processor Status from StackBVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Decimal ModeRTIReturn from InterruptCLIClear Overflow FlagRSRReturn from SubroutineCWPCompare Memory and AccumulatorSBCSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XBorrowCPYCompare Memory and Index XSECSet Carry FlagDECDecrement Memory by OneSEDSet Decimal ModeDEXDecrement Index X by OneSTAStore Index X in MemoryDEYDecrement Index X by OneSTXStore Index X in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index Y by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINYIncrement Index X by OneTAXTransfer Accumulator to Index XINY			PHA	Push Accumulator on Stack
BNKForce BreakPLPPull Processor Status from StackBVCBranch on Overflow ClearPLPPull Processor Status from StackBVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator)CLDClear Decimal ModeRTIReturn from InterruptCLIClear Interrupt Disable BitRTSReturn from SubroutineCLVClear Overflow FlagRTSReturn from SubroutineCLVClear Overflow FlagSBCSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XBorrowCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index X in MemoryINCIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index Y by OneTAXTransfer Accumulator to Index XINYIncrement Index Y by OneTAXTransfer Accumulator to Index XINYIncrement Index Y by OneTAXTransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack Pointer			PHP	Push Processor Status on Stack
BVCBranch on Overflow ClearBVSBranch on Overflow SetROLBVSBranch on Overflow SetROLCLCClear Carry FlagRORCLDClear Decimal ModeRTIReturn from InterruptRTICLVClear Overflow FlagCLVClear Overflow FlagCMPCompare Memory and AccumulatorCPYCompare Memory and Index XCPYCompare Memory and Index XCPYCompare Memory and Index XCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneDEXDecrement Index X by OneDEXDecrement Index X by OneDEXDecrement Index X by OneCR"Exclusive-OR" Memory with AccumulatorINCIncrement Memory by OneINCIncrement Index X by OneINCIncrement Index X by OneINXIncrement Index X by One	BPL	Branch on Result Plus	PLA	Pull Accumulator from Stack
BVSBranch on Overflow SetROLRotate One Bit Left (Memory or Accumulator) lator)CLCClear Carry FlagRORRotate One Bit Right (Memory or Accumulator) RTICLDClear Decimal ModeRTIReturn from InterruptCLIClear Interrupt Disable BitRTSReturn from SubroutineCLVClear Overflow FlagSBCSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XBorrowCPYCompare Memory and Index XSECDECDecrement Memory by OneSEIDEXDecrement Index X by OneSTADEYDecrement Index Y by OneSTXStore Index X in MemorySTYDEYStore OneDEYNemory with AccumulatorINCIncrement Index X by OneINCIncrement Index X by OneINCIncrement Index X by OneINCIncrement Index X by OneINCIncrement Index X by OneINXIncrement I			PLP	Pull Processor Status from Stack
CLCClear Carry FlagIator)CLDClear Decimal ModeRORRotate One Bit Right (Memory or Accumulator)CLDClear Interrupt Disable BitRTIReturn from InterruptCLVClear Overflow FlagRTSReturn from SubroutineCLVClear Overflow FlagSBCSubtract Memory from Accumulator withCPYCompare Memory and AccumulatorSBCSubtract Memory from Accumulator withCPYCompare Memory and Index XBorrowCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index X in MemoryINCIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINYIncrement Index X by OneTXXTransfer Stack PoInter to Index XINYIncrement Index X by OneTXXTransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack PoInter				
CLDClear Decimal ModeRTIReturn from InterruptCLIClear Interrupt Disable BitRTIReturn from InterruptCLVClear Overflow FlagRTSReturn from SubroutineCLVClear Overflow FlagSBCSubtract Memory from Accumulator with BorrowCPYCompare Memory and Index XSECSet Carry FlagCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index X in MemoryINCIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack Pointer	BVS	Branch on Overflow Set	ROL	
CLDClear Decimal ModeRTIReturn from InterruptCLIClear Interrupt Disable BitRTSReturn from SubroutineCLVClear Overflow FlagRTSReturn from SubroutineCMPCompare Memory and AccumulatorSBCSubtract Memory from Accumulator with BorrowCPXCompare Memory and Index XSECSet Carry FlagCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryDEYDecrement Index Y by OneSTYStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorTransfer Accumulator to Index XINCIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack Pointer	CLC	Clear Carry Flag	ROR	Rotate One Bit Right (Memory or Accumulator)
CL1Clear Interrupt Disable BitRTSReturn from SubroutineCLVClear Overflow FlagRTSReturn from SubroutineCMPCompare Memory and AccumulatorSBCSubtract Memory from Accumulator with BorrowCPXCompare Memory and Index XSECSet Carry FlagCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index Y in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XJMPJump to New LocationTXSTransfer Index X to Stack Pointer	CLD	Clear Decimal Mode	BTI	
CMPCompare Memory and AccumulatorSBCSubtract Memory from Accumulator with BorrowCPXCompare Memory and Index XBorrowCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index Y in MemoryINCIncrement Index X by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINXIncrement Index X by OneTXXTransfer Accumulator to Index XINYIncrement Index X by OneTXXTransfer Accumulator to Index XJMPJump to New LocationTXSTransfer Index X to Stack Pointer		· · · · · · · · · · · · · · · · · · ·	RTS	Return from Subroutine
CPXCompare Memory and Index XBorrowCPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryDEYDecrement Memory with AccumulatorSTYStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index Y in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTSXTransfer Accumulator to Index XINXIncrement Index X by OneTSXTransfer Stack PoInter to Index XINYIncrement Index Y by OneTXATransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack PoInter		Clear Overflow Flag		•
CPYCompare Memory and Index YSECSet Carry FlagDECDecrement Memory by OneSEDSet Decimal ModeDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index Y in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAYTransfer Accumulator to Index XINXIncrement Index X by OneTSXTransfer Stack PoInter to Index XINYIncrement Index Y by OneTXATransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack PoInter		Compare Memory and Accumulator	SBC	
SEDSet Decimal ModeDECDecrement Memory by OneSEIDEXDecrement Index X by OneSTADEYDecrement Index Y by OneSTAStore Index X in MemorySTXStore Index X in MemorySTYEOR"Exclusive-OR" Memory with AccumulatorINCIncrement Memory by OneINCIncrement Index X by OneINXIncrement Index X by OneINXIncrement Index X by OneINYIncrement Index X by OneINYIncrement Index X by OneINYIncrement Index Y by OneINYIncrement Index X by OneINYIncrement Index X to YoneINYIncrement Index Y by OneINYIncrement Index X to YoneINYIncrement Index X to YoneINYIncrement Index X to YoneINYIncrement Index X to YoneINPJump to New LocationTXSTransfer Index X to Stack Pointer	CPX	Compare Memory and Index X		
DECDecrement Memory by OneSEISet Interrupt Disable StatusDEXDecrement Index X by OneSTAStore Accumulator in MemoryDEYDecrement Index Y by OneSTXStore Index X in MemoryEOR"Exclusive-OR" Memory with AccumulatorSTYStore Index Y in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAYTransfer Accumulator to Index XINYIncrement Index X by OneTSXTransfer Stack Pointer to Index XINYIncrement Index Y by OneTXATransfer Index X to AccumulatorJMPJump to New LocationTXSTransfer Index X to Stack Pointer	CPY	Compare Memory and Index Y		
DEX       Decrement Index X by One       StT       StT       StT       Star Herrory Disable starts         DEY       Decrement Index Y by One       STA       Store Accumulator in Memory         DEY       Decrement Index Y by One       STX       Store Index X in Memory         EOR       "Exclusive-OR" Memory with Accumulator       STY       Store Index Y in Memory         INC       Increment Memory by One       TAX       Transfer Accumulator to Index X         INX       Increment Index X by One       TAY       Transfer Accumulator to Index X         INX       Increment Index Y by One       TSX       Transfer Stack Pointer to Index X         INY       Increment Index Y by One       TXA       Transfer Index X to Accumulator         JMP       Jump to New Location       TXS       Transfer Index X to Stack Pointer		Drawnant Manager by Ope	-	Set Decimal Mode
DEY       Decrement Index Y by One       STA       Store Accumulator in Memory         EOR       "Exclusive-OR" Memory with Accumulator       STY       Store Index X in Memory         INC       Increment Memory by One       TAX       Transfer Accumulator to Index X         INX       Increment Index X by One       TAY       Transfer Accumulator to Index X         INX       Increment Index X by One       TSX       Transfer Accumulator to Index X         INY       Increment Index Y by One       TSX       Transfer Stack Pointer to Index X         JMP       Jump to New Location       TXS       Transfer Index X to Stack Pointer				Set Interrupt Disable Status
EOR"Exclusive-OR" Memory with AccumulatorSTXStore Index X in MemoryINCIncrement Memory by OneTAXTransfer Accumulator to Index XINXIncrement Index X by OneTAYTransfer Accumulator to Index XINXIncrement Index Y by OneTSXTransfer Accumulator to Index XINYIncrement Index Y by OneTSXTransfer Stack Pointer to Index XJMPJump to New LocationTXSTransfer Index X to Stack Pointer		•	STA	Store Accumulator in Memory
EOR       Exclusive-OR       Memory with Accumulator         INC       Increment Memory by One       TAX       Transfer Accumulator to Index X         INX       Increment Index X by One       TAY       Transfer Accumulator to Index Y         INY       Increment Index Y by One       TSX       Transfer Stack Pointer to Index X         JMP       Jump to New Location       TXS       Transfer Index X to Stack Pointer	DEY	Decrement Index Y by One	STX	Store Index X in Memory
INC     Increment Memory by One     TAY     Transfer Accumulator to Index Y       INX     Increment Index X by One     TSX     Transfer Accumulator to Index Y       INY     Increment Index Y by One     TSX     Transfer Stack Pointer to Index X       JMP     Jump to New Location     TXS     Transfer Index X to Stack Pointer	EOR	"Exclusive-OR" Memory with Accumulator	STY	Store Index Y in Memory
INX       Increment Index X by One       TAY       Transfer Accumulator to Index Y         INY       Increment Index Y by One       TSX       Transfer Stack Pointer to Index X         JMP       Jump to New Location       TXS       Transfer Index X to Stack Pointer	INC	Increment Memory by One		
INY Increment Index Y by One TSX Transfer Stack Pointer to Index X TXA Transfer Index X to Accumulator JMP Jump to New Location TXS Transfer Index X to Stack Pointer	1			· · · · · · · · · · · · · · · · · · ·
TXA         Transfer Index X to Accumulator           JMP         Jump to New Location         TXS         Transfer Index X to Stack Pointer		-		
		·		
JSR Jump to New Location Saving Return Address TYA Transfer Index Y to Accumulator	1	•		
	JSR	Jump to New Location Saving Return Address	TYA	Transfer Index Y to Accumulator

### ADDRESSING MODES

### Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

### **Immediate Addressing**

In Immediate addressing, the operand is contained in the second byte of the Instruction, with no further memory addressing required.

### **Absolute Addressing**

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

### Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in a significant increase in code efficiency.

### Indexed Zero Page Addressing -- (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location on page zero. In addition due to the "Zero Page" addressing

### 24E D 🗰 9278788 0000037 O 🗰



# T-49-17-06

UM6502/07/12

A 199

### Indexed Indirect Addressing

nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

### Indexed Absolute Addressing -- (X, Y indexing)

This form of addressing is used in conjunction with the X and Y index registers and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index, or count value, and the instruction to contain the base address. This type of indexing allows any location reference and the index to modify multiple fields, resulting in reduced coding and execution time.

#### Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

### **Relative Addressing**

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set to the next instruction. The range of the offset is-128 to + 127 bytes from the next instruction.

In indexed indirect addressing (referred to as "Indirect, X"), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location on page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be on page zero.

#### Indirect Indexed Addressing

In indirect indexed addressing (referred to as "Indirect, Y"), the second byte of the instruction points to a memory location on page zero. The content of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### **Absolute Indirect**

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The content of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

### PROGRAMMING MODEL



1-10

9278788 0000038 2 MM

لماليون بالتوالية وتعد بالمتوهم ويت



# T-49-17-06

Same Since of

. . . . . .

3

-

UM6502/07/12

### **Clock Generation Circuits\***

\* Crystals used are CTS Knight MP Series or equivalents. (Series Mode)



0	Output Frequency									
Crystal Frequency	÷2	÷4								
3.579545 MHz	1.7897 MHz	0.894886 MHz								
4.194304 MHz	2.097152 MHz	1.048576 MHz								







---



# T-49-17-06

UM6502/07/12

Instruction Set

.

Inst	ruct	ion	Set										-											
			Instructions	ſm	medi	ato	A	solu	te	Zei	o p	age	A	çcu	m.	In	nplie	d	()	nd. X	K)	(1	nd, '	Y)
Mn	emoi	nic	Operation	OP	n	#	OP	n	#	OP	n	#	OP	n	#				#	OP	n	#		
A A A B B	DNSCC	C D L C S	$\begin{array}{l} A+M+C \rightarrow A  (4) \ (1) \\ A \wedge M \rightarrow A  (1) \\ C \leftarrow \overline{7  0} \leftarrow 0 \\ BRANCH \ ON \ C = 0  (2) \\ BRANCH \ ON \ C = 1  (2) \end{array}$	69 29	2 2	2 2	6D 2D 0E	4 4 6	3 3 3	65 25 06	3 3 5	2 2 2	0A	2	, 1		•		61 21	6 6	2 2	71 31	5 5	2 2
8 8 8 8 8	E í M N P	Q T I E L	BRANCH ON Z = 1         (2)           A ^ M         BRANCH ON N = 1         (2)           BRANCH ON Z = 0         (2)           BRANCH ON N = 0         (2)				2C	4	<b>3</b>	24	3	2												
B B B C C	R V L L	K C S C D	BREAK BRANCH ON V = 0 (2) BRANCH ON V = 1 (2) $0 \rightarrow C$ $0 \rightarrow D$													00 18 D8		1 1 1						
00000	L L M P P	l V P X Y	$0 \rightarrow 1$ $0 \rightarrow V$ A - M X - M Y - M	C9 E0 C0	2 2 2	2 2 2	CD EC CC	4 4 4	3 3 3	C5 E4 C4	3	2 2 2 2				58 88		1 1	C1	6	2	D1	5	2
	H H H H O N	C X Y R C	$ \begin{array}{l} M \rightarrow 1 \rightarrow M \\ X - 1 \rightarrow X \\ Y - 1 \rightarrow Y \\ A \lor M \rightarrow A \\ M + 1 \rightarrow M \end{array} $ (1)	49	2	2	CE 4D EE	6 4 6	3 3 3	C6 45 E6	3	2 2 2			-	CA 88		1	41	6	2	51	5	2
       	N N M S D	X Y P R A	$\begin{array}{l} X+1 \rightarrow X \\ Y+1 \rightarrow Y \\ JUMP TO NEW LOC \\ JUMP SUB \\ M A \end{array} $ (1)	A9	2	2	4C 20 AD	3 6 4	3 3 3	А5	3	2				E8 C8		1 1	A1	6	2	81	5	2
11120	D D S O R	X Y FI P A	$ \begin{array}{c} M \rightarrow X & (1) \\ M \rightarrow Y & (1) \\ 0 \rightarrow [7  0] \rightarrow C \\ NO \ OPERATION \\ A \ V \ M \rightarrow A \end{array} $	A2 A0 09		2 2 2	AE AC 4E 0D		3 3 3 3	A6 A4 46 05	3 5	2 2 2 2 2	4A	2	1	EA	2	1	01	6	2	11	5	2
P P P R	HHLLO	A P A P L	$A \rightarrow MS S - 1 \rightarrow S$ $P \rightarrow MS S - 1 \rightarrow S$ $S + 1 \rightarrow S MS \rightarrow A$ $S + 1 \rightarrow S MS \rightarrow P$ $\leftarrow \boxed{7} = 0 \leftarrow \boxed{C} \leftarrow$				2E	6	3	26	5	2	2A <sup>.</sup>	2	1	48 08 68 28	3 3 4 4	1 2 1 1						
R R S S S	0 T T B E E	R I S C C D	$ \begin{array}{c} & & \downarrow \hline C & \rightarrow \hline D & 7 \\ & & \neg T \\ & & & & & \neg T \\ & & & & & \neg T \\ & & & & & & \neg T \\ & & & & & & \neg T \\ & & & & & & & \neg T \\ & & & & & & & & \neg T \\ & & & & & & & & & & & & & & & & & &$	E9	2	2	6E ED	6 4	3	66 E5		2	6A	2	1	40 60 38 F8	6 2	1 1 1	E1	6	2	F1	5	2
S S S T	E T T A	I A X Y X	$1 \rightarrow 1$ $A \rightarrow M$ $X \rightarrow M$ $Y \rightarrow M$ $A \rightarrow X$				8D 8E 8C	4 4 4	3 3 3	85 86 84		2 2 2				78	_	1	81	6	2	91	6	2
T T T T T	A S X X Y	Y X A S A	$ \begin{array}{c} A \rightarrow Y \\ S \rightarrow X \\ X \rightarrow A \\ X \rightarrow S \\ Y \rightarrow A \end{array} $													ВА 8А 9А	2 2 2 2 2 2							
	<ul> <li>(1) ADD 1 TO N IF PAGE BOUNDARY IS CROSSED</li> <li>(2) ADD 1 TO N IF BRANCH OCCURS TO SAME PAGE ADD 2 TO N IF BRANCH OCCURS TO DIFFERENT PAGE</li> <li>(3) CARRY NOT = BORROW</li> <li>(4) IF IN DECIMAL MODE Z FLAG IS INVALID ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT</li> </ul>																							

24E D

1-12

...**.** ..



# T-49-17-06

### UM6502/07/12

Z P	age,	X		Abs	i. X		A	bs, Y	,	R	elativ	•	lr	ıdirec	t	Z	Page.	Y		-		_				Code	\$		
OP	n	#	OP	n		#	OP	n	#	OP	n	#	OP	n	#	OP	п	#	7	6	5		3	2	1	0	Mn	emon	ic
75 35 16	4 4 6	2 2 2 2	7D 3D 1E	447		3 3 3	79 39	4 4	3 3	90 80	7 2	2							2222 .	v	• • • •	9 · · ·	D		<b>Z</b> ZZ Z Z	с с. с.	A A B B	DNSCC	, CDLCS
										F0 30 D0 10	2 2 2 2	2 2 2 2 2		~					M7	M	; . ; .	•	•	•	z	•	6 8 8 8 8	E I M N P	QT-EL
										50 70	22	22							· · ·			1	· · ·	1	•	· · · · · · ·	888CC	R V L L	A C & C D
D5	4	2	DC	,	4	3	D9	4	3										· ·222	ó			:	0	- - Z Z Z		00000	L M P P	۱ ۷ ۹ ۲
D6 55 F6	6 4 6	2 2 2 2	DE 50 FE		7 4 7	3 3 3	59	4	3										22222	:		· ·			Z Z Z Z Z Z Z	•		EEEON	С Х Ч П С
85	4	2	80		4	3	89	4	3				60	5	3				Z Z Z			  	•		z z ż		         	NNNND	X Υ P R A
B4 56 15	464	222	80 50		4 7 4	3 3 3	BE 19		3							86	4	2		. ' .		· · ·		•	zzz ż	ć	LLLNO	D D S O R	X Y R P A
36		2			7	3					-											RE		RED	ż	: c	P P P R	HHLLO	A P A P L
76 F5	6	2	7	E	7	3	F9	4	3													(RE:	sто	RED	z	C (3) 1	R R R S S S	0 T T B E E	R I S C C D
95 94				D	5	3	99	5	3							96	3 4	2	-		- - - -	•	•	1 . 1 		:	S S S T	E T T A	I A X Y X
		-																	'	***	•	,	•		, Z , Z , Z	•	T T T T	A S X Y Y	
	X Y A M Ms	IN AC MI		Y NUI RY	PE	r ei			E AD		SS		+ - ~ ~ ¥	AN OF	BTR/ ID	ACT	OR			M M 1	6	MEN NO.	IOR	Y BI Y BI CLES TES	IT 6				

### **Ordering Information**

···			
1 MHz	2 MHz	3 MHz	4 MHz
UM6502	UM6502A	UM6502B	UM6502C
UM6507	-	-	
UM6512	UM6512A	UM6512B	UM6512C

Part Number	Clocks	Pins	IRQ	NMI	RYD	Addressing
UM6502	On-Chip	40	$\checkmark$	$\overline{\checkmark}$	$\checkmark$	64 K
UM6507	On-Chip	28			∛	8K
UM6512	External	40	√	√	$\checkmark$	64 K

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.